Northwest Logic's PCI Express Gen3 Core and S2C's Virtex-7 ASIC Prototyping Platform fully validated together
Update: Rambus Completes Acquisition of Northwest Logic, Extending Leadership in Interface IP (Aug. 27, 2019 )
S2C boasts largest Prototype Ready™ interface library in the industry
BEAVERTON, Oregon and SAN JOSE, Calif. – August 18, 2014 – Northwest Logic and S2C, Inc. announced today that Northwest Logic’s PCI Express® (PCIe®) 3.0 solution, including the Expresso 3.0 Core (PCI Express 3.0 Controller Core) and family of DMA Cores has been validated on S2C’s ASIC prototyping platforms. These cores are now the latest addition to S2C’s Prototype Ready™ IP suite. This validation was done with 8 lanes running at 8 Gbit/sec SERDES rates. The joint validation effort ensures user’s confidence on integrating the high-speed PCIe IP into their SoC designs, shortening the project cycle.
“For systems that demand high speed communications, PCIe Gen3 is must-have technology,” said Toshio Nakama, Chief Executive Officer of S2C. “Partnering with Northwest Logic in the S2C Prototype Ready IP program provides customers immediate access to critical IP, pre-verified and running on a high-speed, high-capacity prototyping platform. Our Prototype Ready IP suite has over 70 pre-verified IP cores and daughter cards. With proven performance and a prototyping reference flow, IP integration is smooth allowing customers to accelerate their SoC design cycle. I am happy to have Northwest Logic’s participation.”
S2C’s unique FPGA-based solutions enable designers to quickly implement and debug their latest high-performance designs, as well as develop and refine system software. S2C’s TAI Logic Module family provides high-speed GTX ports, on-board DDR3 memory, and various interface daughter cards for users to easily verify high-performance interface IP such as PCIe, SATA, and USB.
Northwest Logic provides a complete PCI Express Solution. This solution includes Northwest Logic’s high-performance, easy-to-use, silicon-proven Expresso 3.0/2.1/1.1 Cores for PCI Express, DMA Back-End Core which provides high-performance scatter-gather DMA engines, Drivers (Linux & Windows) and Application software. Additionally, Northwest Logic offers high-performance Memory Controller and MIPI cores.
“We’re very pleased to be working with S2C,” said Brian Daellenbach, President, Northwest Logic. “Customers complete their development work quickly and with confidence by leveraging our high-performance and full-featured PCIe cores, combined with S2C’s off-the-shelf, high-quality prototyping platforms.”
About S2C
Founded in 2003 and headquartered in San Jose, California, S2C provides rapid SoC prototyping solutions including:
- Rapid FPGA-based prototyping hardware and automation software
- Prototype Ready™ IP, interfaces and platforms
- System-level design verification and acceleration tools
S2C’s flexible, expandable and reusable hardware architecture combined with transaction-based links to system simulations make S2C’s solution an ideal common platform for major design phases from algorithm exploration, IP design, system integration to compatibility testing. S2C currently has offices or representatives in the US, Europe, Japan, Korea, China, Taiwan, and India. For more information, visit www.s2cinc.com.
About Northwest Logic
Northwest Logic, founded in 1995 and located in Beaverton, Oregon, provides high-performance, silicon-proven, easy-to-use IP cores including high-performance PCI Express solution (PCI Express 3.0, 2.1 and 1.1 cores and drivers), Memory Interface Solution (DDR4/3/2, LPDDR4/3/2 SDRAM; HBM, MRAM, RLDRAM 3/II), and MIPI Solution (CSI-2, DSI). These solutions support a full range of platforms including ASICs, Structured ASICs and FPGAs. For additional information, visit www.nwlogic.com.
|
Related News
- DINI Group Verifies Compatibility of Northwest Logic's PCI Express Cores with Virtex-7 ASIC Prototyping Platforms
- Aldec Verifies Compatibility of Northwest Logic's PCI Express Cores with HES-7 SoC/ASIC Prototyping Platform
- New Quad Virtex-7 2000T 3D IC Rapid ASIC Prototyping Platform from S2C Optimized for Design Partitioning
- Aldec's HES UltraScale+ Reconfigurable Accelerator and Northwest Logic's PCI Express Cores Provide Proven PCI Express Solution
- Semtech's PCI Express 3.0 PHY IP Platform is Fully Compliant and Included on PCI-SIG Integrators List
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |