Altera and Baidu Collaborate on FPGA-based Acceleration for Cloud Data Centers
Altera and China’s Largest Search Provider Demonstrate Neural Networking Algorithm for Accelerated Search at HPC for Wall Street 2014
New York, NY, HPC for Wall Street 2014 -- September 22, 2014 – Altera Corporation (NASDAQ: ALTR) and Baidu (NASDAQ: BIDU), China’s largest online search engine, are collaborating on using FPGAs and convolutional neural network (CNN) algorithms for deep learning applications set to play a critical role in the development of more accurate and faster online search. Altera is demonstrating its work with Baidu at the High Performance Computing (HPC) for Wall Street conference in New York City, taking place on September 22, 2014.
The Altera-Baidu demonstration (booth #215B) illustrates how much faster image classification can take place using FPGA-accelerated CNNs. In key search functions, such as image classification and recognition tasks, CNNs are considered to be the state-of-the-art and provide record-setting accuracy. Baidu is leveraging Altera Stratix® V FPGAs and the Altera SDK for OpenCL™, which achieved Khronos OpenCL conformance testing certification in May 2013, to dramatically simplify the implementation of parallel processing applications.
Baidu Research Distinguished Scientist Dr. Ren Wu said, “Baidu is a pioneer and leader in both deep learning and heterogeneous computing, and we believe FPGA acceleration has great potential. OpenCL support is a game changer and will help FPGAs penetrate the mainstream heterogeneous computing world. It opens doors for countless opportunities.”
Altera’s data center technology offerings are based on the company’s high performance Stratix® V and Arria® 10 FPGAs, and next-generation Stratix 10 FPGAs and SoCs, which are manufactured using the Intel 14 nm Tri-Gate process and feature Altera’s high-performance HyperFlex™ architecture. Altera’s FPGAs combine unprecedented reconfigurable logic with on-chip memory and DSP blocks, enabling the high performance and flexibility required by the demanding data center environment.
“Baidu and Altera are demonstrating a compelling heterogeneous computing approach to CNN algorithm acceleration,” said Altera Compute and Storage Business Unit Director Michael Strickland. “The programmability and features, such as hard IEEE 754 floating point multipliers and adders in Altera FPGAs, enable servers and data centers to keep up and evolve with complex requirements in search, big data and deep learning.”
About Altera
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGAs, SoCs, CPLDs, ASICs and complementary technologies, such as power management, to provide high-value solutions to customers worldwide. Visit Altera at www.altera.com
|
Intel FPGA Hot IP
Related News
- Xilinx Demonstrates FPGA-Based Acceleration Technology for Next-Generation Data Centers at IBM Impact 2014
- Kameleon Security and Xilinx Collaborate on New Cybersecurity Solution for Servers, Cloud Computing and Data Centers
- Xilinx Launches Industry's First SmartNIC Platform Bringing Turnkey Network, Storage and Compute Acceleration to Cloud Data Centers
- Accelize Launches AccelStore: A Platform-Independent Marketplace that Brings FPGA-based Workload Acceleration to all Cloud Users
- Xilinx and IBM to Enable FPGA-Based Acceleration within SuperVessel OpenPOWER Development Cloud
Breaking News
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
E-mail This Article | Printer-Friendly Page |