NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Saivision to Offer SaiLAhead Co-Simulation/Verification Platform for QuickMIPS Family from QuickLogic
Saivision to Offer SaiLAhead Co-Simulation/Verification Platform for QuickMIPS Family from QuickLogic
FREMONT, Calif.--Oct. 15, 2001--Saivision Consulting Group, Inc. announced today that it plans to offer SaiLAhead(TM), a co-simulation/verification platform to support the QuickMIPS(TM) family of field programmable ASSPs from QuickLogic Corporation, Sunnyvale, Calif. The SaiLAhead platform is designed for System-On-Chip (SOC) designs that include a programmable logic portion as part of the SOC. The SaiLAhead platform accelerates the speed of simulation of the SOC design, wherein logic functions in the "programmable" logic portion of the SOC can be simulated and verified along with the rest of the "fixed and hard-wired" logic functions in the SOC, thereby validating overall SOC functionality. In addition, users can develop their application code with the help of a full-featured debugger which is part of the SaiLAhead platform. QuickLogic's QuickMIPS offering together with Saivision's SaiLAhead platform provide a complete solution for users developing applications that combine programmable logic functions with "fixed and hard-wired" pre-verified system functions, all on a single chip.
The SaiLAhead platform offers full visibility of the signals at the interface to the logic functions implemented in the programmable portion of the SOC. This enables users of QuickLogic's QuickMIPS family to verify that their designs in the programmable portion of QuickMIPS devices are functional with the rest of the "fixed" logic functions that are typically implemented "hard-wired" in standard cell logic in the device, prior to programming the device. Users can also simultaneously develop and debug application code using the "feature-rich" debugger that is part of the SaiLAhead platform. By using `C' models for the "fixed" logic functions in the SOC, SaiLAhead provides both simulation speedup and `IP protection' for these functions. Thus SaiLAhead eliminates the need to provide encrypted RTL or netlist (which slows down the speed of SOC simulation) of these "fixed" functions to the end-user.
"Together, QuickLogic's QuickMIPS devices and Saivision's SaiLAhead platform enable a whole new class of quick time-to-market solutions in the high-performance embedded applications area. Those applications which require a high-performance, low-power MIPS-based(TM) processor, closely coupled with 'fixed' standard functions such as memory controllers, 10/100 MACs, UARTs, Timers, and PCI, with the flexibility of adding user-defined logic functions in a "programmable" logic block on the SOC, are best addressed and served with this kind of a "combo" solution," said Mike Duggirala, president of Saivision.
"Though our QuickMIPS offering represents a complete 'out-of-the-box' solution that is very easy to use, the designer still faces the challenge of verifying the functionality of his design in the programmable fabric and the interaction with the embedded processor system," said Peter Feist, QuickLogic's VP of worldwide marketing. "Saivision's SaiLAhead platform, a complete co-simulation and debug environment tailored towards our QuickMIPS solution, addresses this challenge. By providing an integrated HW/SW verification environment, SaiLAhead enables further development time reduction and increase of quality of results."
About Saivision Consulting Group, Inc.
Saivision is a privately held California corporation based in Fremont, Calif. The company offers design services and solutions for applications in the consumer, computer and communications areas. Design services include SOC ASIC designs that combine standard-cell logic with programmable logic block(s) all on a single "combo" chip. Product solutions include co-simulation/verification platforms such as SaiLAhead(TM) which accelerate development and use of such "combo" SOC solutions. Please visit Saivision's website at www.saivision.com for more information.
CONTACT:
- Saivision Consulting Group, Inc.
Mike Duggirala, 510/668-1725
mike@saivision.com
Note to Editors: SaiLAhead(TM) is a registered trademark of Saivision. All other brand or product names that appear in Saivision's publications are registered trademarks of their respective holders.
Related News
- Xilinx and EV Engineering deliver MHz co-simulation with Virtex-II technology
- ARM, Improv to optimize DSP core for on-chip bus, create co-simulation system
- Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments
- Avery Design Debuts QEMU Virtual Host to SystemVerilog PCIe VIP HW-SW Co-simulation Solution for Pre-silicon System-level Simulation of NVMe SSD and PCIe Designs
- Mentor Graphics Delivers First ARM Cortex and AMBA Family Verification Solution that Spans Simulation and Emulation
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |