Maxim Preps Asynchronous MCU Core
Peter Clarke, Electronics360
06 October 2014
Maxim Integrated Products Inc. (San Jose, Calif.) is working on its own design of 16bit RISC processor core in an asynchronous logic, or clockless, format for the sake of power saving.
The core is intended for use in low power microcontrollers will be a version of Maxim's MaxQ 16bit RISC core. The core will run clockless but will have clocked peripheral circuits and I/O, the company said. The R&D is being done in Dallas, Texas, under Dan Loomis, vice president responsible for medical, energy and embedded security business unit.
Excepting one or two instances asynchronous or clockless logic appears to have fallen out of favor in recent years with R&D efforts on extreme power saving turning instead to clocked logic run at near- or sub-threshold voltages.
However, Maxim has joined such companies as Wave Semiconductor Inc. (Sunnyvale, Calif.) and Tiempo SA (Grenoble, France). The original argument in favour of asynchronous logic was that it could save power compared with equivalent clocked circuits but problems with testing of asynchronous circuits performance variability against temperature seemed to weigh against usage.
E-mail This Article | Printer-Friendly Page |
Related News
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- VeriSilicon's industry-leading embedded GPU IP powers HPMicro's high-performance HPM6800 series RISC-V MCU
- Renesas Unveils Processor Roadmap for Next-Gen Automotive SoCs and MCUs
- Renesas' New Ultra-High Performance MCUs are Industry's First Based on Arm Cortex-M85 Processor
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing