1-112Gbps Medium Reach (MR) and Very Short Reach (VSR) SerDes
Cadence Announces Industry's First 25G Ethernet Verification IP
Provides full verification support for both MAC and PHY designs
SAN JOSE, Calif. -- Oct. 27, 2014 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), a leader in global electronic design innovation, today announced the industry's first Verification IP (VIP) supporting the new 25-Gigabit (25G) Ethernet specification. The 25G Ethernet specification extends the IEEE 802.3 standard to include operation at 25 Gb/s over copper cables and backplanes and increases server network throughput without using more interconnect lanes. Cadence® 25G Ethernet VIP offers full verification support for both MAC and PHY designs while providing greater assurance that the design can operate as expected.
This new 25G Ethernet specification was created by the 25G Ethernet Consortium, with the goal of supporting an industry-standard, interoperable Ethernet specification that boosts performance and slashes interconnect cost. Cadence VIP also supports the 50G definition included in 25G Ethernet, which offers 2X port reduction and a 25 percent bandwidth improvement compared to 40G.
"The new 25G Ethernet specification and 50G definition enables the cost-efficient scaling of network bandwidth delivered to server and storage endpoints in next-generation cloud infrastructure," said Brad Booth, secretary, 25G Ethernet Consortium. "As one of the Consortium's early members, Cadence is enabling further adoption of the 25G Ethernet specification and 50G definition through the delivery of verification IP."
"25G Ethernet is an important new technology that is satisfying the ever-increasing need for scale in the datacenter in a cost-effective manner," said Martin Lund, senior vice president of the IP Group at Cadence. "We continue to invest in VIP that accelerates industry adoption of new interface technology. Being first to market with VIP enables our customers to be first to market with their next-generation products."
Information about the Cadence VIP for 25G Ethernet specification and 50G definition can be found on the Cadence web site at www.cadence.com/news/25G.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http://www.cadence.com/.
|
Cadence Hot IP
Related News
- Synopsys' New 25G/50G Ethernet Verification IP Enables Next-Generation Gigabit Designs
- Cadence Unveils New Palladium Z2 Apps with Industry's First 4-State Emulation and Mixed-Signal Modeling to Accelerate SoC Verification
- DB GlobalChip Deploys Cadence's Spectre FX and AMS Designer, Accelerating IP Verification by 2X
- Synopsys Delivers Industry's First Ethernet 800G Verification IP for Next-Generation Networking and Communications Systems
- Cadence Announces Industry's First Verification IP for PHY Covering Multiple Protocols
Breaking News
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Leveraging Cryogenics and Photonics for Quantum Computing
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
- Credo at TSMC 2024 North America Technology Symposium
Most Popular
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- Alphawave Semi: FY 2023 and 2024 YTD Trading Update and Notice of Results
E-mail This Article | Printer-Friendly Page |