NTLab announces highly linear GPS/GLONASS/Galileo/BeiDou RF front-end with reduced power consumption
November 12, 2014 -- NT1051 is a dual-channel multi-frequency (L1/L2/L3/L5) mutli-system (GPS/GLONASS/Galileo/BeiDou) RF front-end. Manufactured in 0.18um TSMC BiCMOS technology, it provides operability of GNSS receiver even if interference power is 120dB higher than satellite signal.
The purpose of the design was to bring benefits of high-grade GNSS receivers to portable devices. To allow reliable navigation in presence of interference, NT1051 has a 1dB compression point (on RF input) of -40dBm. That allows stable tracking even if interfering signal is 120dB higher (compared to -160dB of typical tracking sensitivity) than satellite signal.
Simultaneously, portable devices require reduced power consumption. But there is always a tradeoff between receiver linearity and consumed current. So the task of combining high dynamic range with low consumption was successfully solved in NT1051 architecture. Resulting power consumption is below 60mW. To allow dual-antenna receiver configurations, NT1051 has two separate channels with common fractional frequency synthesizer.
|
Related News
- MIPI RFFE (RF Front-End Control Interface) v3.0 Master and Slave Controller IP Cores for ultimate control of your RF Front-end Cellular or Base station SoC's with Low Power Consumption and Reduced Latencies
- CoreHW and Presto Engineering Announce Ground-breaking Collaboration to Advance Global Penetration of Ultra-low-power RF IoT Devices
- GlobalFoundries and Qualcomm Sign Agreement to Deliver Advanced 5G RF Front-End Products
- RFaxis Expands Portfolio of CMOS RF Front-End ICs for Internet of Things (IoT)
- MIPI Alliance Updates its MIPI RFFE Interface for Mobile Device RF Front-End Architectures
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |