Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Saivision Joins MIPS Technologies MIPS Alliance Program
Saivision Joins MIPS Technologies MIPS Alliance Program
FREMONT, Calif.--Oct. 15, 2001--Saivision Consulting Group, Inc. announced today that it has joined the MIPS Alliance Program (MAP) offered by MIPS Technologies Inc. (Nasdaq:MIPS, MIPSB). The MAP program consists of independent hardware vendors (IHVs) and independent software vendors (ISVs) who provide complete solutions around MIPS-based(TM) processors. MAP membership gives Saivision access to MIPS-based development platforms and documentation for MIPS-based cores, allowing Saivision to provide design automation tools to companies designing highly-integrated System-On-Chip(s) (SOCs) with high-performance MIPS(R) processors. Saivision's SaiLAhead(TM) co-simulation/verification platform enables functional validation of SOC ASIC's "hardwired" and "programmable logic" functions along with the development/debug of application code, simultaneously.
Saivision's SaiLAhead platform is designed for SOC designs that include an embedded processor core such as the MIPS32(TM) 4Kc(TM) and a programmable logic block as part of the SOC. The SaiLAhead platform accelerates the speed of simulation of the SOC design, wherein logic functions in the programmable logic portion of the SOC can be simulated and verified along with the rest of the "fixed" logic functions in the SOC, thereby validating overall SOC functionality. The SaiLAhead platform offers full visibility to the signals at the interface to the logic functions implemented in the programmable portion of the SOC. In addition, users can develop their application code with the help of a full-featured debugger which is part of the SaiLAhead platform.
"Together, MIPS Technologies' embedded processor cores and Saivision's co-simulation/verification platform products enable a whole new class of quick time-to-market solutions in the high-performance embedded applications arena," said Mike Duggirala, president of Saivision.
"We welcome Saivision and its SaiLAhead platform to the MIPS Alliance Program," said Kevin Meyer, vice-president of marketing, MIPS Technologies. "We recognize the importance of high-quality co-verification tools in facilitating the completion and introduction of next-generation MIPS-based chips."
About Saivision Consulting Group, Inc.
Saivision is a privately held California corporation based in Fremont, CA. The company offers design services and solutions for applications in the consumer, computer and communications areas. Design services include SOC ASIC designs that combine standard-cell logic with programmable logic block(s), all on a single "combo" chip. Product solutions include co-simulation/verification platforms such as SaiLAhead which accelerate development and use of such "combo" SOC solutions. Please visit Saivision's website at www.saivision.com for more information.
CONTACT:
- Saivision Consulting Group, Inc.
Mike Duggirala, 510/668-1725
mike@saivision.com
Copyright (c) 2001 by Saivision Consulting Group, Inc. All rights reserved. SaiLAhead(TM) is a registered trademark of Saivision. All other brand or product names that appear in Saivision's publications are registered trademarks of their respective holders.
Related News
- Arphic Technology Joins MIPS Alliance Program
- On2 Joins MIPS Alliance Program; Leading Video Codec Solutions Now Available for MIPS-Based Processors
- Hantro joins the MIPS alliance program to provide MPEG-4 solutions for advanced MIPS-based' applications
- Eureka Technology Joins MIPS Alliance Program with IP Support for SoC Designs
- Certus Semiconductor Joins TSMC IP Alliance Program to Enhance Custom I/O and ESD Solutions
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |