Dolphin Integration reveals the standard power kit library DELTA to ease the deployment of an optimal power management network into a SoC
Grenoble, France – November 24, 2014 -To overcome the power challenge, Power Management Networks (PMNet) are becoming more and more complex. Making the right choices for embedding PMNets into System-on-Chips (SoC) might result in tricky issues for the integrator.
To ease the PMNet deployment, Dolphin Integration reveals the disruptive approach enabled by the standardized “Reduced Power Kit Library”, namely DELTA.
Stringent objectives addressed by DELTA:
- Being a library of reusable components
- Optimize the SoC even with a reduced set of regulation components for each challenge: high efficiency, low noise, low BoM, low leakage…
- Standardize rules to ease PMNet integration
- Feature innovative views to enable PMNet verifications
Discover how DELTA makes the difference:
Classic (Custom) power management Library | DELTA (Reusable) Power Kit Library | Advantages for your SoC |
Components customized for each load within a SoC | Reduced number of predefined and validated structures parametrized by a dozen of Power Stage Units | Reducing time-to-market |
Benchmark at regulation components level | Cooperative selection process to evaluate the entire PMNet through the Figure-of-Merit (FoM) | Reaching the best performance trade-off for the overall PMNet |
Lack of integration methodology for assembling an optimal PMNet
| 4 pre-defined voltage levels for “Interfaces for the Distribution of Power” (IDP) facilitating reusability and spreading the regulation constraints through PMNet architecture | Easing selection of regulation components required for an optimal PMNet
|
Standard rules for PMNet integration | Enabling a mixed PMNet embedding third party components | |
Omission of verifications for PMNet robustness over fast transitions between activity modes | Behavioral simulation models with EDA solution for verifying the SoC assembly | Securing integration of the PMNet |
To reach the best overall power consumption, DELTA RPKL is compatible with our offering for island construction.
Find-out more about the DELTA Library on the featured Tech Talk presented by Dolphin Integration as Effective Optimization of Power Management Architectures through Four standard “Interfaces for the Distribution of Power”.
For more information contact our Product Marketing Manager at jeg.marketing@dolphin.fr
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip" for worldwide customers with IP components best at low-power consumption.
Their wide offering of silicon IP components is based on innovative libraries of standard cells, register files, memory generators and power regulators for flexible power supply networks. They provide power optimized micro-controllers from 8 to 32 bits, and high-resolution converters for audio and measurement applications.
Their 30 years of diverse experiences in the integration of IP components and providing services for ASIC/SoC design and fabrication, with their own solutions for missing EDA, make them a genuine one-stop shop covering all customers’ needs for specific requests.
Their drive to incessantly innovate for their customers’ success has led to two strong differentiators:
- state-of-the-art “configured subsystems” for high-performance applications securing the most competitive SoC architectural solutions,
- a team of Central and Field Application Engineers supporting each user’s need for optimal application schematics, demonstrated through EDA solutions enabling early performance assessments.
|
Dolphin Semiconductor Hot IP
Related News
- The Dolphin Integration's DELTA standard for voltage regulators breaks the habits for 40 nm IoT SoCs
- The DELTA breakthrough: the standard for embedding power management systems made public by Dolphin Integration
- Dolphin Integration enrich their Reusable Power Kit Library DELTA with Linear Regulators optimized for noise sensitive applications
- INGChips selects Dolphin Integration's Power Management IP Platform for its ultra Low Power Bluetooth Low-Energy SoC in 40 nm eFlash
- 90% Reduction in power consumption for RFID chips with Dolphin Integration's SESAME eLC standard cell library
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |