H.264 High Profiles Encoder - High 10, High 4:2:2 and High 4:4:4 (12 bit 4:2:2 or 4:2:0) Profiles
IPrium releases DVB-CID Demodulator
December 02, 2014 - FPGA intellectual property (IP) provider IPrium LLC today announced that it has expanded its family of Demodulator IP products with a new DVB-CID Demodulator IP Core for the ETSI Carrier identification (CarrierID) standard.
The DVB-CID Demodulator IP Core is high performance, wide bandwidth digital solution for detection and identification of CID carrier in RFI cases. The IP Core has been silicon-proven using multiple development boards and is compliant with ETSI TS 103 129 (as of v.1.1.1 05/2013) "Framing structure, channel coding and modulation of a carrier identification system (DVB-CID) for satellite transmission" standard.
The IP Core supports blind scan algorithm which can be used to extract CID even when interferer is 10 dB below carrier spectrum. The blind scan algorithm works across the full bandwidth of any satellite carrier.
Pricing and Availability
The DVB-CID Demodulator IP Core is available immediately in synthesizable Verilog or optimized netlist format, along with synthesis scripts, simulation test bench with expected results, and user manual. For further information, product evaluation, or pricing, please visit the IP Core page:
|
IPrium LLC Hot IP
Related News
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India
E-mail This Article | Printer-Friendly Page |