Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
D6811E - 4 times faster architecture for HC11
Bytom, Poland -- December 2, 2014 -- Digital Core Design, celebrating its 15th anniversary in 2014, introduced the D6811E IP Core. It aims at IoT sensors and beacons, but thanks to its binary compatibility with the Motorola’s 68HC11, it can be implemented in barcode readers, hotel card key writers, robotics, and various embedded systems.
The DF6811E is a redefined 8-bit MCU IP Core, with highly sophisticated, on-chip peripheral capabilities. Even though it is binary-compatible with the industry standard Motorola 68HC11 8-bit microcontroller, DCD’s IP Core has an improved FAST architecture. Thanks to it, it is approximately 4 times faster when compared to the original implementation. In the standard configuration, the core has integrated on-chip, major peripheral functions in one of below configurations:
- 68HC11A
- 68HC11D
- 68HC11E
The D6811E implements two serial interfaces: an asynchronous serial communications interface (SCI) and a separate synchronous serial peripheral interface (SPI). The main 16-bit, free-running timer system has three input capture lines, five output-compare lines and a real-time interrupt function. An 8-bit pulse accumulator subsystem can count external events or measure external periods. – Our Core offers also enhanced security by implementing self-monitoring circuitry included on-chip and the Computer Operating Properly (COP) watchdog system to protect against software failures – explains Jacek Hanke, DCD’s CEO. An illegal opcode detection circuit, provides a non-maskable interrupt, if illegal opcode is detected. Two software-controlled power-saving modes - WAIT and STOP, are available to conserve additional power.
The DF6811E Microcontroller Core can be equipped with the ADC Controller, which allows using an external ADC Controller with standard ADC software. The ADC Controller makes external ADC's visible as internal ADCs in original 68HC11E Microcontrollers. The DF6811E has built-in real time, on-chip hardware debugger - DoCDTM, which enable easy software debugging and validation.
The DF6811E is a silicon proven and fully customizable solution. DCD delivers it in the exact configuration, which allows the licensee to save his time and money (there’s no need to pay extra, for not used features and wasted silicon). The package includes also fully automated test bench with complete set of tests to validate it at each stage of SoC design flow.
More information: http://dcd.pl/ipcore/116/df6811e/
Information about Digital Core Design:
In 2014 Digital Core Design celebrates its 15th Anniversary. The company founded in 1999, since the beginning stands in the forefront of the IP Core market. High specialization and profound customer service enabled to introduce more than 70 different architectures. Among them is the world’s fastest 8051 IP Core, the DQ80251, which is more than 66 times faster than the standard solution. As an effect, over 300 hundred licensees have been sold to more than 500 companies worldwide. Among them are the biggest enterprises like e.g. Sony, Siemens, General Electric and Toyota. But a lot of DCD’s customers are small businesses, R&D laboratories or front/back end offices, which require exact solution tailored to their project needs. Rough estimations say that more than 250 000 000 devices around the globe have been based on Digital Core Design’s IP Cores.
|
Digital Core Design Hot IP
Related News
- Synopsys and Arteris Enable Earlier Multicore SoC Architecture Optimization with Faster Turnaround Times
- Sharp, Motorola Mobility, and Kyocera Join Access Advance's HEVC Advance Patent Pool as Licensees
- UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster
- World's Fastest 8051 IP Core from Digital Core Design is 29 times faster
- D68HC11K with applications notes, development board & tools from Digital Core Design
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |