Creonic Unveils 100 Gbit/s IEEE 802.3bj Reed-Solomon FEC IP Cores
Kaiserslautern, Jan. 5 2015 – Creonic today announced the immediate availability of its Reed-Solomon Encoder and Decoder IP cores according to the IEEE 802.3bj standard. The IP cores are characterized by processing 160 bits per clock cycle, resulting in throughputs of 100 Gbit/s on ASIC technologies. Even on state-of-the-art FPGAs throughputs beyond 30 Gbit/s are feasible with a single core. Additionally, the IP cores provide extremely low decoding latencies of less than 100 ns and small footprint.
“Our latest IP core is not only suitable for 100 Gbit Ethernet but also for FPGA-based applications in the backhaul market. We are particularly pleased that Creonic has already sold multiple licenses of the IP core”, said Dr. Matthias Alles, CEO and co-founder of Creonic.
During operation the decoder measures the error rate. In the case of an optimal link the decoder can operate in bypass mode in order to further reduce the latency. Overall a code word consists of 528 symbols comprising 10 bits each. The Reed-Solomon code can correct up to seven symbols. Deliveries of the IP core are Verilog/VHDL source code or netlist, a bit accurate software model for C/C++/Matlab environments as well as a VHDL testbench.
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for communications systems design and for complex signal processing functions such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. Creonic’s product portfolio covers standards that include DVB-S2X, DVB-RCS2, WiFi, WiGig, and UWB. These cores are applicable for ASIC and FPGA designs. For more information, please visit www.creonic.com.
|
Creonic Hot IP
Related News
- IP Cores, Inc. Announces a Reed-Solomon Codec Supporting the IEEE 802.3bj Draft
- Hardent IP Portfolio Supports New Features of HDMI 2.1 Specification
- Semtech Announces Silicon Proven 25G Ethernet Snowbush IP Compliant with IEEE 802.3bj, CEI-25G, CEI-28G, and the Emerging IEEE 802.3bm and CAUI-4 Standards
- Creonic Unveils CCSDS 131.2 Wideband Modulator IP Core Achieving 1 GSymb/s
- Creonic Introduces 25 Gbit/s LDPC IP Core Solution for ITU G.9804.2 PON Standard
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance
E-mail This Article | Printer-Friendly Page |