DMP Adopts Cadence Palladium XP Platform to Accelerate High Performance Graphic IP Core Development
SAN JOSE, Calif., Jan. 19, 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced that Digital Media Professionals, Inc. (DMP) selected the Cadence® Palladium® XP platform for development of its high-performance graphic intellectual property (IP) cores. The company completed its software stack development before receiving silicon, while also achieving up to 500X simulation performance improvement versus its previous solution. DMP is a provider of 3D/2D graphics and computing IP cores targeting consumer electronics, mobile, embedded and automotive markets.
With the Palladium XP platform, and models for peripherals such as DDR3 DFI (DDR PHY Interface) and SD (secure digital) interface, DMP was able to start system emulation early to allow design exploration and pre-silicon system validation with Linux boot and GPU driver optimization.
"The Palladium XP platform allowed our design team to explore different design options with actual test patterns to select the optimum combination of performance and power," said Eisaku Ohbuchi, director and general manager of core technology development at DMP. "Additionally, the modeling capabilities of the Palladium XP platform reduced the normal man hours required for this task by two thirds."
Part of the Cadence System Development Suite, the Palladium XP platform is the industry's first high-performance, special-purpose verification computing platform that unifies best-in-class simulation acceleration and emulation capabilities in a single environment. For more information on the Palladium XP platform, visit http://www.cadence.com/news/pxp/dmp.
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Acacia Communications Adopts Cadence Palladium Z1 Enterprise Emulation Platform to Accelerate Optical Networking Development
- Altair Semiconductor Adopts Cadence Palladium XP Platform for Advanced IoT SoC Development
- Digital Media Professionals Uses Cadence Palladium XP Verification Computing Platform and Hosted Design Solutions to Speed Time to Market
- Fujitsu Adopts Cadence Palladium Z1 Enterprise Emulation Platform for Post-K Supercomputer Development
- ARM Achieves 50X Faster OS Boot-Up on Mali GPU Development using Cadence Palladium XP Platform with ARM Fast Models
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |