M31 Receives "Customers' Choice Award" from TSMC OIP Forum 2014
Hsinchu, Taiwan -- January 28, 2015 — M31 Technology, a global Intellectual Property (IP) provider announced it has received a “Customers’ Choice Award” for a paper presented at TSMC’s 2014 Open Innovation Platform® Ecosystem (OIP) Forum. The paper is Method of Portable Device Processing Data Based on Clock Extracted from Host Device. The authors are Scott Chang, Danny Huang and Eason Yi.
Built-in Clock (BCK) on high-speed interface IP is a crystal-less solution for IC design projects, especially mobile devices. This method has been widely used in USB related devices, such as flash memory disk, wireless transmitter, external sound card and webcam applications. This technology has the advantages of lower power consumption, great compatibility and the best electrical characteristics while accelerating M31 customers’ time-to-market. M31’s BCK technology has been verified on USB 2.0/3.0 devices and applied on the developing USB 3.1 interface and other device applications with high-speed interfaces.
M31 Technology was also honored with TSMC’s “Emerging IP Provider of the Year Award” in 2013. Suk Lee, the Senior Director of TSMC’s Design Infrastructure Marketing Division, has awarded a trophy to the team including Chairman H.P. Lin and three authors in M31’s company.
ABOUT M31 TECHNOLOGY
M31 Technology is a professional silicon intellectual property (IP) provider. The company was founded July 2011 with headquarters in Hsinchu, Taiwan. Our strength is R&D and customer service. With substantial experience in IP development, IC design and electronic design automation, we focus on providing high-speed interface IP, memory compilers and standard- cell library solutions. For more information please visit www.m31tech.com
|
M31 Technology Corp. Hot IP
- USB 3.2 Gen2/Gen1 PHY IP in TSMC(5nm,6nm, 7nm,12nm/16nm, 22nm, 28nm, 40nm, 55nm)
- PCIe 4.0 PHY in TSMC(6nm,7nm, 12nm,16nm)
- MIPI M-PHY v3.1 IP in TSMC(12/16nm, 28nm, 40nm, and 55nm)
- MIPI D-PHY RX/TX v1.1 / v1.2 IP in TSMC (12/16nm, 28nm, 40nm, and 55nm process)
- SerDes PHY IP in TSMC (7nm, 12/16nm, 22nm, 28nm)
Related News
- Synopsys Receives Customers' Choice Award for Paper Presented at TSMC 2020 Open Innovation Platform Ecosystem Forum
- M31 Technology Wins Customers' Choice Award for Automotive IP Paper at TSMC Open Innovation Platform (OIP) Ecosystem Forum
- Open-Silicon Receives TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
- Cadence Recognized with TSMC OIP Ecosystem Forum Customers' Choice Award for 3D-IC Design
- eSilicon Takes TSMC OIP Ecosystem Forum Customers' Choice Award for Best Paper
Breaking News
- Silicon Creations Reaches Milestone of 10 Million Wafers in Production with TSMC
- Analog Bits to Demonstrate Numerous Test Chips Including Portfolio of Power Management and Embedded Clocking and High Accuracy Sensor IP in TSMC N3P Process at TSMC 2024 North America Technology Symposium
- T2M-IP Unveils Revolutionary MIPI D-PHY & DSI Controller IP Cores with speed 2.5Gbps/lane, Redefining High-Speed Data Transfer and Display Interfaces
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Faraday Partners with Arm to Innovate AI-driven Vehicle ASICs
- Semiconductor Capacity Is Up, But Mind the Talent Gap
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
E-mail This Article | Printer-Friendly Page |