NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Brite Semiconductor Improves Quality of Results and Reduces Time to Market for Four SoC Designs with Cadence Digital Implementation and Signoff Tools
SAN JOSE, Calif. -- Feb 26, 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS), today announced that Brite Semiconductor Corporation, used Cadence® digital implementation and signoff tools to complete four 28nm system-on-chip (SoC) designs and reduced their time to market by three weeks compared to previous design methodologies. By using Cadence tools, Brite Semiconductor was also able to increase performance by up to 20 percent and reduce power consumption by up to 10 percent on these designs.
Brite Semiconductor adopted the Cadence Encounter® Digital Implementation System for physical implementation and Voltus™ IC Power Integrity Solution for power signoff and design closure. The Encounter Digital Implementation System, which incorporates GigaOpt route-driven optimization along with CCOpt concurrent clock datapath optimization, helped Brite Semiconductor to improve performance and reduce power consumption. In addition, the Voltus IC Power Integrity Solution enabled Brite Semiconductor to validate, very early on, that the designs functioned as intended, which minimized the risk of design failures later in the process and ultimately reduced development time. For more information on the Encounter Digital Implementation System, visit the Cadence website at www.cadence.com/products/di/edi_system/pages/default.aspx, and for more information on the Voltus IC Power Integrity solution, visit www.cadence.com/products/mfg/voltus/Pages/default.aspx.
“In the highly competitive mobile market, it’s important that we have the right digital implementation and signoff tools to help us stay ahead of the competition,” said Thomas Xu, chief operating officer of Brite Semiconductor. “The efficiencies of the Cadence Encounter Digital Implementation System and the Voltus IC Power Integrity Solution have helped us to achieve our goals. Not only have we optimized performance and power, we’ve also been able to shorten time to market (TTM) by up to 10 percent and enhance the reliability of our designs.”
“The Cadence tools enabled Brite Semiconductor to improve quality of results and engineering productivity which helps them deliver their 28nm SoC designs on time,” said Dr. Anirudh Devgan, senior vice president of the Digital and Signoff Group at Cadence. “Saving three weeks in the design schedule means that Brite Semiconductor can take on more new, innovative design projects because they have the ability to get more designs to market faster.”
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San José, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
About Brite Semiconductor
Brite Semiconductor is a world-leading ASIC design services company, providing customers with ULSI ASIC/SoC chip design and manufacturing services. Brite Semiconductor was co-founded by Semiconductor Manufacturing International Corporation and Open-Silicon, as well as venture capital firms from China and abroad. As the strategic partners, SMIC and Open-Silicon provide Brite Semiconductor with strong technical and manufacturing support. Targeted at 90nm/65nm/40nm and high-end SoC design services, Brite Semiconductor provides flexible turn-key service from RTL/netlist to chip delivery, and seamless, low-cost, and low-risk solutions to customers. For more information, please refer to the Brite Semiconductor website: www.britesemi.com.
|
Cadence Hot IP
Related News
- Cadence Full-Flow Digital and Signoff Tools and Verification Suite Provide Optimal Results for 7nm Arm Cortex-A76 CPU Designs
- GUC Optimizes Quality of Results and Accelerates Time to Tapeout Using the Cadence Digital Full Flow
- Global Unichip Corporation Uses Cadence Digital Implementation and Signoff Flow to Deliver Advanced-Node Designs for AI and HPC Applications
- Socionext Adopts the Cadence Full-Flow Digital and Signoff Tools for 7nm Designs
- Andes Technology Corporation Announces Quick-Start Design Package That Significantly Reduces Time to Market of SoC Designs
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |