PLDA and Analog Bits Partner to Provide a Silicon-proven PCIe 3.0 Solution for leading 28nm low power process
SAN JOSE, CA – March 2, 2015 – PLDA, the industry leader in PCI Express® IP solutions has added Analog Bits, the semiconductor industry’s leading provider of mixed-signal IP, to its ecosystem of PHY partners. Together, the partners have developed a silicon-proven PCIe Gen 3 solution for a leading 28nm low-power process node that offers ASIC engineers great power savings and improved performance.
“With many billions of IP products fabricated in silicon from 0.25µm to 16/14nm FinFET processes, Analog Bits has an established track record of delivering high-quality, differentiated, mixed-signal IP,” said Stephane Hauradou, co-founder and Vice-President at PLDA. “Their technology leadership empowers our customers with the competitive edge they need to deliver high-quality SoCs in a timely manner while significantly lowering their risks and costs. We are proud to welcome them into our PHY ecosystem, which is the industry’s largest.”
Analog Bit’s has the industry’s lowest power SERDES with the smallest area for applications like PCIe. By combining PLDA’s leadership and expertise in PCIe Controller IP with Analog Bits’ low power SERDES, the joint solution delivers extremely high performance with high-energy efficiency for SoC designs. This is especially beneficial to designs being developed for applications in mobile, storage, networking, servers, and datacenters.
“PLDA continues to be on the leading edge of PCIe controller IP and our partnership immediately reduces time-to-market for customers,” said Mahesh Tirupattur, executive vice president of Analog Bits. “Together, we deliver a reliable solution that is silicon-proven with demonstrated interoperability between the PCIe PHY and the controller.”
In addition to high performance, high configurability and the smallest possible gate count, this solution delivers:
- A complete, reliable and highly configurable PCI-SIG compliant PCIe solution that supports endpoint, root port, switch, and bridge applications
- The industry’s highest performance PCIe solution in terms of throughput and latency
- Specific features for storage applications including Data Protection (ECC & ECRC), built-in CDC, L1 PM substate , SRIS support and enhanced data integrity features.
Availability
The silicon-proven complete PCIe Gen3 IP solution is available now from Analog Bits and PLDA.
About PLDA Group
PLDA has been successfully delivering PCI and PCI Express IP for more than 18 years. With over 5,800 licenses, PLDA has establish a vast customer base and maintained its leadership over four generations of PCI Express specifications, enabling customers to reduce risk and accelerate time to market for their ASIC and FPGA based designs. PLDA provides IP cores with a complete set of integration tools, including FPGA production-ready and prototyping cards, drivers, APIs and testbenches. PLDA is a global company with offices in North America (San Jose, California) and Europe (France, Italy, Bulgaria).
|
Related News
- PLDA and GUC Announce Industry's First Successful PCIe Gen 3 Controller and PHY Combination on TSMC's 28nm HPM Process Technology
- Unleash Next-Gen Speeds with Silicon-Proven USB 3.0 PHY IP Cores with Type-C Support in Multiple Process Nodes
- USB 3.0/ PCIe 3.0/ SATA 3.0 Combo PHY IP Cores for High Bandwidth, Low Power data communication in PCs, Mobiles, SSDs, and other Multimedia Devices.
- Brite Semiconductor, Naneng Microelectronics, and PLDA Collaborate to Release Complete PCIe 2.0/3.0 Solution
- PLDA Announces Integration of their PCIe 3.0 Controller IP into Kazan Networks' NVMe Over Fabric Fuji ASIC, Providing a Dramatic Increase in Scalability and Flexibility for Storage Applications
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |