VeriSilicon Introduces Hantro G2v2 Multi-format Decoder IP with VP9 Profile 2 to Support 10-bit Premium Internet Content
BARCELONA, Spain-- March 02, 2015 -- Mobile World Congress 2015 -- VeriSilicon Holdings Co., Ltd. (VeriSilicon), a Silicon Platform as a Service (SiPaaSTM) company that provides IP-centric and platform based custom silicon solutions and end-to-end turnkey services, announces today the availability of Hantro G2v2 Multi-format Decoder IP to support Google’s VP9 Profile 2. This profile was introduced by the WebM project in 2014 to meet the industry’s requirement for higher precision content. VP9 Profile 2 uses 10/12-bit 4:2:0 sampling format. Additionally, Hantro G2v2 supports HEVC Main and Main 10 Profiles and VP9 Profile 0. Hantro G2v2 IP is available for immediate licensing.
"As industry support for VP9 continues to grow, having VeriSilicon become one of the first hardware IP providers to offer 10-bit VP9 support can help even more SoC companies take advantage of this higher quality format," says Regis Crinon, Technical Product Manager at YouTube.
4K resolution video content is becoming popular very rapidly. Uploads of 4K video on YouTube have more than tripled in the last year alone and user searches for 4K video content on YouTube have also increased significantly. Both HEVC-based and VP9-based 4K video streaming and video-on-demand services have been launched in developed markets last year. Many of these services are moving to 60 frames per second content, which represents a significant challenge for SoC designs by causing system bus congestion. Hantro G2v2 introduces two novel techniques to solve this bus bandwidth challenge when playing 4K video. First, Hantro Reference Frame Compression (RFC) is a lossless compression that reduces the bus bandwidth by up to 40%. Second, Hantro Decompression and Tile to Raster Conversion (DTRC) IP which is an optional module licensed together with Hantro G2v2, eliminates the output image writing. These two techniques together help reduce the system bandwidth by more than 2.5 GB per second and decrease power consumption significantly. Both Hantro RFC and DTRC have a minimal impact to the required silicon area and no performance penalty. As a result, 4K 60 frames per second decoding can be done with a single core.
“According to Google data, the interest in 4K video is skyrocketing. Both user generated 4K video content and commercial 4K streaming services are growing rapidly. Hantro RFC and DTRC are universal IPs that work with any GPU or display controller you’re using. It doesn’t set any restriction to your system design allowing you to use components from multiple IP vendors,” says Dr. Wayne Dai, Founder, President and CEO of VeriSilicon.
To set up a meeting for additional information at Mobile World Congress (Barcelona, March 2-5), please contact Tomi Jalonen (tomi.jalonen@verisilicon.com).
About VeriSilicon
VeriSilicon Holdings Co., Ltd. is a Silicon Platform as a Service (SiPaaSTM) company that provides IP-centric, platform based custom silicon solutions and end-to-end semiconductor turnkey services for a wide range of applications across a wide variety of end markets including mobile internet devices, datacenters, the Internet of Things (IoT), wearable electronics, smart homes, and automotive.
VeriSilicon’s silicon platforms include licensable ZSP® (digital signal processor) based HD audio, HD voice, multi-band and multi-mode wireless platforms, Hantro HD video platforms, mixed signal NUI (natural user interface) platforms for voice, motion and touch interface. VeriSilicon’s custom silicon turnkey service encompasses design service that combines its technology solutions and value-added mixed signal IP portfolio targeted for a wide range of process technology nodes, including advanced nodes like 28nm and FD-SOI and provide product engineering service for System on a Chip (SoC) as well as System in a Package (SiP).
VeriSilicon’s SiPaaS solutions shorten design cycle, enhance quality, and reduce risk. The breadth and flexibility of our SiPaaS solutions make it an attractive alternative for a variety of customer types, including both emerging and established semiconductor companies, Original Equipment Manufacturers (OEMs), Original Design Manufacturers (ODMs), and large Internet platform companies.
Founded in 2001 and head-quartered in Shanghai, China, VeriSilicon has over 500 employees with six R&D centers (China, US and Finland) and nine sales offices worldwide.
For more information, please visit www.verisilicon.com
For more information on Hantro G2v2 Multi-format Decoder, please visit http://www.verisilicon.com/
|
Verisilicon, Inc. Hot IP
Related News
- VeriSilicon Introduces Hantro G2 Video Decoder IP with HEVC and VP9 Support
- Allegro DVT Adds Support of 4:2:2 10-bit Video Profiles to its Multi-Format Encoder/Decoder Hardware IPs.
- Chips&Media releases world's first HEVC and VP9 multi-format decoder IP with 10bit support
- VeriSilicon Introduces Hantro G2 Video Decoder IP with HEVC and VP9 Support
- VeriSilicon delivered multi-format hardware video decoder Hantro VC9000D supporting 8K@120FPS VVC/H.266 to customers
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |