Sibridge Technologies announces customer adoption of USB 3.1 Verification IP
Santa Clara, CA -- March 3, 2015 -- Sibridge Technologies, a leading provider of Design and Verification IPs, with expertise in ASIC/SoC Design, Verification and Embedded solutions, today announced the adoption of its USB 3.1 Verification IP solution by a leading semiconductor company. Sibridge Technologies will be demonstrating the USB 3.1 Verification IP in the ongoing DVCON 2015 (Design Verification Conference) in San Jose at its booth number #304 from 2nd to 5th March
"We provide the most complete USB solutions that includes design and verification IPs for USB 2.0 host & device, USB 3.0 host & device and associated drivers. We are excited with the adoption of our USB 3.1 VIP by a leading semiconductor company." Said Rajesh Shah, CEO, Sibridge Technologies.
USB 3.1 VIP is developed in native SystemVerilog, the VIP provides 10Gbps of bi-directional bandwidth while maintaining backward compatibility with USB 3.0/USB 2.0. It maximize bandwidth utilization with Multiple Ins. Two traffic class with Type2 having higher priority helps Isochronous transaction meets bandwidth requirement. The VIP also supports link speed negotiation for 10gbps/5gbps.
About Sibridge Technologies
Sibridge Technologies provides innovative value-added IP-based solutions for design, verification, and embedded systems development to worldwide semiconductors and electronic product companies. The company offers a unique blend of critical components in the development of SoCs and embedded products. The company has a large portfolio of design and verification IP portfolios; comprehensive chip design, integration, and verification expertise. The product design vertical offers embedded systems hardware & software design for streaming media, wireless, and networking and mobility applications. The company is based in Santa Clara, CA and has additional design centers in Ahmedabad and Bengaluru in India. For more information please contact marcom@sibridgetech.com or visit http://www.sibridgetech.com
|
Related News
- Truechip announces first customer shipment of USB 3.1 and UFS 2.0 VIP to early adoption partners
- Truechip adds another new customer for USB 3.1 Verification Solution
- Truechip Announces First Customer Shipment of USB 3.1 Verification IP Supporting Hardware Emulation Platforms
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- Webinar : USB 3.1 Gen2 Device Controller IP Core usage in Intel Quartus Prime Pro
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |