Digital Blocks Announces 2nd Gen Audio/Video & Data Hardware Protocol Stacks Supporting MPEG2 Transport Stream (TS), RTP, and UDP/IP Protocols
GLEN ROCK, New Jersey, March 24, 2015 – Digital Blocks, a leading developer of low-latency, high performance networking IP Cores for Video & Data Networking Applications, today announces 2nd Generation Hardware Protocol Stacks supporting a mix of MPEG2 Transport Stream (TS), RTP, and UDP/IP Protocols for network adapter cards with 10/100/1000 Mbps or 10/40/100 Gbps network links.
The following tables list Digital Blocks Hardware Protocol Stacks IP Cores:
IP Core | Hardware Protocol Stack Support |
DB-UDP-IP | UDP/IP |
DB-RTP-UDP-IP | RTP/UDP/IP |
DB-MPEG-TS-UDP-IP | MPEG-TS/UDP/IP |
DB-MPEG-TS-RTP-UDP-IP | MPEG-TS/RTP/UDP/IP |
Note that all Digital Blocks Hardware Protocol Stacks support Transmit (Encapsulation) & Receive (De-capsulation) as well as Transmit-only or Receive-only configurations.
Price and Availability
Digital Blocks Protocol Hardware Stack IP Cores are available immediately in synthesizable Verilog, along with a simulation test bench with expected results, datasheet, and user manual. For further information, product evaluation, or pricing, please go to Digital Blocks at http://www.digitalblocks.com
About Digital Blocks
Digital Blocks designs silicon-proven IP cores for technology systems companies, reducing customer’s development costs and significantly improving their time-to-volume goals. Digital Blocks is located at 587 Rock Rd, Glen Rock, NJ 07452 (USA). Phone: +1-201-251-1281; eFax: +1-702-552-1905; Media Contact: info@digitalblocks.com; Sales Inquiries: info@digitalblock.com; On the Web at www.digitalblocks.com
|
Digital Blocks Hot IP
Related News
- Digital Blocks Releases 2nd Gen UDP/IP Hardware Stack / UDP/IP Off-Load Engine (UOE) Targeting High-Frequency Trading Systems
- Digital Blocks AMBA Multi-Channel DMA Controller IP Core Family Extends Leadership with targeted applications in DMA Streaming of Video and Data over PCIe or UDP/IP Network Interface.
- Digital Blocks Announces UDP/IP Hardware Stack / UDP/IP Off-Load Engine (UOE) Targeting High-Frequency Trading Systems
- Bluetooth Dual Mode v5.2 Protocol Stack SW, Profiles & LC3 codec licensed to leading Tier 1 Company for ultra-low power TWS Hearable Audio SoC
- Digital Blocks extends leadership of UDP/IP networking with 50 & 100 GbE
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |