Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
TVS offers one of the first AMBA 5 CHI VIP solutions in the market
March 31, 2015 -- TVS is offering the AMBA 5 CHI (Coherent Hub Interface) which is a highly flexible and configurable verification IP that can be easily integrated into any SOC verification environment. Supporting both UVM and OVM this CHI VIP is part of the asureVIP portfolio of implementation-proven VIP offerings.
Read more.
|
Related News
- NetSpeed Systems to Bring its Next-Generation Cache Coherency to Enterprise Market with Extended ARM License
- UltraSoC delivers industry's first debug and analytics solution for ARM's AMBA 5 CHI Issue B coherency architecture
- Synopsys Delivers Verification IP and Test Suite for ARM AMBA 5 CHI Issue B Specification
- Avery Design Systems Targets Accelerator Applications With Verification Solutions for CCIX, AMBA 5 CHI, and PCIe 4.0
- UltraSoC enhances support for ARM with industry first AMBA 5 CHI NoC monitor
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |