English
Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Integre Technologies Announces HyperLink Analyzer Development Kit
Provides HyperLink developers with enhanced debug and diagnostic capabilities
Rochester, NY -- April 02, 2015 -- Integre Technologies, a leading provider of FPGA IP products and engineering services, today announced the release of the HyperLink Analyzer Development Kit. The HyperLink Analyzer Kit is the only tool providing HyperLink developers with the ability to monitor HyperLink application performance in real-time.
The HyperLink Analyzer Kit monitors HyperLink data between a HyperLink enabled FPGA and a remote Texas Instruments Incorporated’s (TI’s) TMS320C66x multicore DSPs via a single lane or quad lane high speed SERDES interface, providing true throughput transparency. The HyperLink Analyzer Kit consists of a HyperLink evaluation core, HyperLink Analyzer Hardware Module, and a PC application which includes a graphical user interface. The user interface provides six real-time plots, as well as controls for specifying the desired periodic sample interval, querying all HyperLink local configuration registers, and reading/writing the general purpose I/O.
Features of the HyperLink Analyzer Kit include:
- Real-time monitoring of application throughput
- Real-time monitoring of core performance/individual transaction performance
- Provides a mechanism to read all local HyperLink configuration registers
- Provides real-time plotting of HyperLink transactions
- Provides general purpose I/O to control custom logic
“With the Hyperlink Analyzer we have enabled developers to not only measure real-time link performance, but inject modifications and observe the immediate effect” states Mark Blejwas, Integre Managing Partner. “This will reduce development time, provide confidence in the overall system integration, and lower project risk.”
The HyperLink Analyzer Kit is currently available.
About Integre
Integre Technologies is an engineering services and product company specializing in digital design and verification. Integre’s capabilities include:FPGA and ASIC Design Services and verification including multi-million gate SOC's, Mixed Signal ASIC Design and PCB Design and Layout Services and Layout. Integre delivers solutions to both the commercial and mil/aero/secure communities engineering ground, air and space based products. Integre is headquartered in Rochester, New York. For more information on Integre please visit our web site at http://www.integretek.com.
|
||||||
Related News
- Microchip's Low-Cost PolarFire® SoC Discovery Kit Makes RISC-V and FPGA Design More Accessible for a Wider Range of Embedded Engineers
- Rambus Demonstrates CXL Platform Development Kit at SC23
- OpenHW Group Announces Tape Out of RISC-V-based CORE-V MCU Development Kit for IoT Built with Open-Source Hardware & Software
- Tiempo Secure announces TESIC RISC-V Secure Element IP and development kit
- Intel kills its RISC-V Pathfinder development kit programme
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
|
E-mail This Article | 
|
|
Printer-Friendly Page |