English
Atomic Rules Joins the 25 Gigabit Ethernet Consortium
AUBURN, NH – April 20, 2015 – Atomic Rules LLC announced today that it has joined the 25 Gigabit Ethernet Consortium as an adopter and member.
The 25G Ethernet specification boosts performance and reduces interconnect cost. Atomic Rules will also support the 50G definition included in 25G Ethernet, which offers even more bandwidth with fewer ports compared to 4 x 10 GbE.
“The looming ubiquity of 30 Gb FPGA transceivers convinced us that 25 GbE will disrupt existing 40 GbE roadmaps” said Shep Siegel, CTO of Atomic Rules. “Our membership in the 25G Ethernet Consortium will allow us to offer our clients cost-competitive IP solutions, where both high-throughput and low-latency are valued.”
Atomic Rules LLC is a New Hampshire based consultancy that provides rapid platform and application development capabilities on leading-edge FPGA devices.
For additional information on Atomic Rules visit www.atomicrules.com
|
||||||
Related News
- 25 Gigabit Ethernet Consortium Rebrands to Ethernet Technology Consortium; Announces 800 Gigabit Ethernet (GbE) Specification
- 25 Gigabit Ethernet Consortium Offers Low Latency Specification for 50GbE, 100GbE and 200GbE HPC, Financial and Other Performance-Critical Networks
- 25 Gigabit Ethernet Consortium Members Validate Multi-Vendor Interoperability
- Open Industry Consortium to Bring 25 and 50 Gigabit Ethernet to Cloud-Scale Networks
- BittWare and Atomic Rules announce an FPGA-based UDP Offload Engine IP Core for 10/25/50/100 GbE
Breaking News
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- OPENEDGES Technology Achieves ISO 26262 ASIL-B Certification
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
Most Popular
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- NVMe Updates Expand Discoverability, Security
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
|
E-mail This Article | 
|
|
Printer-Friendly Page |