TSMC plans to accelerate 0.10-micron efforts for SoC designs, says chairman
![]() |
TSMC plans to accelerate 0.10-micron efforts for SoC designs, says chairman
By Mark LaPedus, Semiconductor Business News
October 10, 2001 (4:34 p.m. EST)
URL: http://www.eetimes.com/story/OEG20011010S0066
SAN JOSE -- Morris Chang, chairman of Taiwan Semiconductor Manufacturing Co. Ltd. (TSMC), here today announced that the silicon foundry giant plans to accelerate the development of its 0.10-micron efforts, especially for system-on-a-chip (SoC) designs. TSMC, the world's largest pure-play foundry, is already in what the company calls the "early partner program' for the development and deliveries of its 0.10-micron process technology. The Hsinchu-based company--which is still ramping up its 0.13-micron designs--plans to offer its initial 0.10-micron silicon foundry services starting in the second quarter of 2002. And in the meantime, the ambitious company will accelerate the development of its 0.10-micron process "modules' at a new and record pace, according to Chang. By process "modules," Chang was referring to intellectual-property (IP) cores, embedded memories, and processes technologies within its cell libraries and fabs. "Our target for 0.10-micron is to make the modules available within about nine months of each other," Chang said in a presentation at the International Symposium on Semiconductor Manufacturing (ISSM) conference here today. In comparison, it took TSMC about two years to develop all of the "modules" for its 0.18-micron technology and about 13 months for its current, leading-edge 0.13-micron process. TSMC's 0.10-micron efforts represent somewhat of an expanded focus for the company. "In the last four years, our focus has been on performance," Chang said. "We have also focused on application-specific technologies," he said. "From now on, our focus is on SoC [system-on-a-chip] solutions," he said. "We will accelerate the development of modules that will make up SoC designs," he added.
Related News
- LEDA Systems® Introduces DBA (Direct Bump Access) FlipChip Ready I/O Library For 0.13 and 0.10-micron advanced CMOS processes
- MIPS rolls out faster 64-bit RISC core, promises 1-GHz at 0.10-micron process
- Virtual Silicon ramping 0.10-micron libraries, IP
- Virtual Silicon Announces Xilinx Order for 0.10-Micron IP
- Artisan Components' Industry-Standard 0.10-Micron Design Platform Now Available For Free Download
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |