Sidense Webinar on Memory Considerations for the Smart Connected Universe
Update: Synopsys Expands DesignWare IP Portfolio with Acquisition of Sidense Corporation (Oct. 17, 2017)
Ottawa, Canada and San Jose, Calif. -- April 28, 2015 -- Attend the Sidense Webinar on May 6 and learn how your Smart Connected design can benefit from Sidense’s 1T-OTP memory IP.
The Smart Connected Universe comprises a wide range of compute-intensive and connected devices found in a broad range of market segments that include Mobile Computing, IoT, Wearables, Automotive, Industrial and Health. Although diverse in markets, products developed for the Smart Connected Universe are driven by similar requirements for usage, area efficiency, security and low power. One-time programmable (OTP) memory is often the choice in Smart Connected devices for secure code and key storage; analog and sensor trimming and calibration; device configuration; and device IDs.
When
May 6 at 10AM PDT
How to Register
Register here
About Sidense Corp.
Sidense Corp. provides very dense, highly reliable and secure non-volatile one-time programmable (OTP) Logic Non-Volatile Memory (LNVM) IP for use in standard-logic CMOS processes. The Company, with over 120 patents granted or pending, licenses OTP memory IP based on its innovative one-transistor 1T-Fuse™ bit cell, which does not require extra masks or process steps to manufacture. Sidense 1T-OTP macros provide a better field-programmable, reliable and cost-effective solution than flash, mask ROM, eFuse and other embedded and off-chip NVM technologies for many code storage, encryption key, analog trimming and device configuration uses.
Over 130 companies, including many of the top fabless semiconductor manufacturers and IDMs, have adopted Sidense 1T-OTP as their NVM solution in more than 400 designs. Customers are realizing outstanding savings in solution cost and power consumption along with better security and reliability for applications ranging from mobile and consumer devices to high-temperature, high-reliability automotive and industrial electronics. The IP is offered at and supported by all top-tier semiconductor foundries and selected IDMs. Sidense is headquartered in Ottawa, Canada with sales offices worldwide. For more information, please visit www.sidense.com.
|
Related News
- Intrinsic ID Launches Software to Protect Billions of Smart, Connected Devices Addressing Worldwide Cybersecurity Challenges
- Blueshift Memory Awarded Innovate UK Smart Grant to Develop AI Computer Vision Module
- Samsung Foundry Innovations Power the Future of Big Data, AI/ML and Smart, Connected Devices
- CEVA Lauded by Frost & Sullivan for Addressing the Challenges of Connected Devices with Its Smart Sensing MotionEngine Software
- PLDA announce the 2nd topic of their Webinar Series: "Building Smart Scalable Storage SoC With Embedded PCIe Switching"
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |