eInfochips PCIe Verification IP enables reliability for high-speed computing
Introduces VIP Integration and Verification services for the latest PCIe standards compliant expansion cards
Ahmedabad, 29 April 2015: eInfochips, a Product Engineering Services provider has announced the availability of their PCIe Verification IP (VIP) based on the latest available protocol standards from PCI-SIG. The VIP will reduce effort required to setup the verification environment for ASIC (Application Specific Integrated Circuit) and FPGA (Field Programmable Gate Array) design verification by up to 10X. The VIP is aimed at reducing the time, effort and cost of building verification environments with re-usable building blocks for standard protocols. The PCIe VIP, coupled with eInfochips VLSI verification and VIP integration services will significantly improve the PCIe interfaces, leading to faster and consistent computing performance.
Parag Mehta, the Chief Marketing and Business Development Officer at eInfochips said, “PCIe VIP is a reusable, highly configurable, pre-verified, plug-and-play verification component developed in System Verilog solution. Our investment in PCIe VIP, with our verification expertise is ideal for semiconductor engineering teams to reduce product risk with an accelerated schedule.”
As an introductory promotion, eInfochips offers complimentary VIP licenses to the first 3 customers that engage eInfochips for PCIe Verification Services.
PCIe Verification IP
eInfochips PCIe Verification IP supports PCIe 1.1, 2.0, 3.0, 3.1 and PIPE 4.3 Specifications. It verifies all three layers of PCIe based design – Transaction, Data Link and Physical Layer. It supports all data rates (2.5/5/7 GTPS) and is PCIe 4.0 ready. It also supports all link widths (1-32) and comes with an exhaustive PCIe Compliance Suite. Deliverables include SystemVerilog Source Code, Compliance Test Suite, Test and Coverage Plan, Examples on Topological Usage, Sanity Test Cases, Sample Verification Environment, User Guide and Release Notes.
Custom VIP Development and Verification Services
eInfochips has developed more than 32 VIPs for the world’s leading EDA tools, as well as other companies. The team has hands-on design experience on VIPs for key protocol standards like MIPI, USB3.0, DDR3, HDMI, eMMC and ARINC429. VIPs designed by eInfochips power the development of hundreds of ASIC, SOC and FPGA devices. eInfochips also offers verification services for top global Semiconductor companies. The company has expertise on building scalable, re-usable and modular verification environments using leading UVM, OVM and VMM practices.
About eInfochips
eInfochips is a global product innovation partner recognized for technology leadership by Gartner, Frost & Sullivan, NASSCOM and Zinnov. eInfochips has contributed to 500+ products for top global companies, with more than 10 million deployments across the world.
|
Related News
- ITRI and TSMC Collaborate on Advancing High-Speed Computing with SOT-MRAM
- USB 4.0 Host and Device Controller IP Cores unleashing the Power of High-Speed Connectivity with tunnelling of Display Port and PCIe is now available for Licensing
- M31 Technology has Developed and Validated the Ultra-Low Power 12nm PCIe 5.0 High-Speed Interface IP
- DMP adopted for NEDO project of "Survey of issues for finding ideas regarding Technology Development for AI Chip and Next-generation Computing for High-efficiency and High-speed Processing"
- Wave Computing Unveils New Licensable 64-Bit AI IP Platform to Enable High-Speed Inferencing and Training in Edge Applications
Breaking News
- Xylon's Updated logiHSSL IP Core Seamlessly Connects Infineon AURIX Microcontrollers with AMD Adaptive SoCs and FPGAs
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
- NVMe Updates Expand Discoverability, Security
- Boosting Efficiency and Reducing Costs: Silvaco's Approach to Semiconductor Fabrication
- Alphacore teams with Southwest Advanced Prototyping HUB at ASU to advance national security with nearly $30 million in federal funding award
Most Popular
- BrainChip Introduces Lowest-Power AI Acceleration Co-Processor
- Launching MosChip DigitalSky™ for Building Connected Intelligent Enterprises
- RaiderChip brings Meta Llama 3.2 LLM HW acceleration to low cost FPGAs
- Siemens collaborates with GlobalFoundries to certify Analog FastSPICE for the foundry's high-performance processes
- Xiphera Partners with IPro for the Israeli Chip Design Market
E-mail This Article | Printer-Friendly Page |