eMemory NeoFuse Technology Is Verified in 16nm FinFET Process
Hsinchu, Taiwan (May 5, 2015) – eMemory Technology announced today that its One-Time Programmable (OTP) NeoFuse technology has been successfully verified in 16nm FinFET process, with full silicon intellectual property (Silicon IP) development and customer application deployment expected to be completed by the end of this year. NeoFuse technology has also been deployed in 28nm Poly SiON and HKMG process platforms in foundries in Taiwan, the U.S. and China regions and has entered mass-production. The benefits that its mass-production brings to eMemory are expected to further expand.
eMemory’s NeoFuse technology has already been implemented in the logic, high-voltage (HV), low-power (LP) and ultra-low power (ULP) process platforms at 0.11um, 65nm, 55nm, 40nm, and 28nm processes in many leading foundries and has entered mass-production. NeoFuse Silicon IP has been adopted by many customers for CMOS image sensors (CIS), image signal processors (ISP), sensor hubs, MEMS controllers, security microcontroller units (Security MCU), DRAM repair, and other application fields.
NeoFuse Silicon IP targets a wide range of applications, including code storage, encryption, identification, and analog trimming, etc. NeoFuse’s unique anti-fuse structure and read-write technology provide security key function, transforming data into read-only protection mode after being written to secure the data stored in the ICs from being damaged or tampered with; its data security protection level has already received CA certification. Furthermore, eMemory’s Logic NVM Silicon IP achieves ultra-low voltage operation through a special circuit design. It can identify the firmware and IC before system functions are activated in order to enhance data protection, providing added-value to applications with data security requirements, such as IoT products and smart homes.
About eMemory:
eMemory (Stock Code: 3529) is a global leader in logic process embedded non-volatile memory (eNVM) silicon IP. Since established in 2000, eMemory has been devoted to research and development of innovative technologies, offering the industry’s most comprehensive platforms of patented eNVM IP solutions include NeoBit (OTP Silicon IP), NeoFuse (Anti-Fuse OTP Silicon IP), NeoMTP (1,000+ Times Programmable Silicon IP), NeoFlash (10,000+ Times Programmable Silicon IP), and NeoEE (100,000+ Times Programmable Silicon IP) to semiconductor foundries, integrated devices manufacturers (IDMs) and fabless design houses worldwide. eMemory’s eNVM silicon IPs support a wide range of applications include trimming, function selection, code storage, parameter setting, encryption, and identification setting. The company has the world’s largest NVM engineering team and prides itself on providing partners a full-service solution that sees the integration of eMemory eNVM IP from initial design stages through fabrication. For more information about eMemory, please visit www.ememory.com.tw.
|
Related News
- eMemory Announces the First Verified NeoFuse OTP IP in 16nm FinFET Plus Process
- eMemory's NeoFuse IP Verified in TSMC 10nm FinFET Process
- eMemory Announces Industry's First 16nm FinFET Compact (FFC) Process Verified OTP Silicon IP
- eMemory and UMC Qualify NeoFuse IP on the Foundry's 28nm High Voltage Process
- eMemory's NeoFuse Qualified on Winbond 25nm DRAM Process
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |