English
Sercos IP Core for Xilinx 7 Series FPGAs and Zynq SoC Family Available
May 11, 2015 -- Sercos International announced the availability of the Sercos III IP Core for Xilinx 7 series FPGAs and devices of the Zynq SoC family. The IP core is available for Sercos III master and slave controllers (SERCON100M/S) for automation devices. It includes all hardware functions, such as timing, synchronization and processing of cyclic and non-cyclic data on the basis of two integrated Ethernet MACs. Sercos III master and slave devices can be implemented as a single chip solution using either Xilinx Artix®-7 FPGAs, other FPGAs of the 7 series or Zynq SoC devices, which integrate an ARM® dual-core Cortex™-A9 processor.
"The on-going use of the flexible and continually developing FPGA technology brings significant cost, performance and flexibility benefits to the Sercos community," said Peter Lutz, Managing Director of Sercos International e.V.
Detailed documentation on the IP core, reference designs and example Ethernet interface diagrams are available from Sercos International (www.sercos.org). Technical support and customer-specific design services are provided by Cannon-Automata, Ried/Germany and Caronno, Pertusella/Italy (www.automataweb.com).
For more information, visit their website.
|
||||||
Related News
- Xilinx Announces Defense-Grade 7 Series FPGAs and Zynq-7000 All Programmable SoCs with Fourth Generation Secure Capabilities
- Gowin Semiconductor Corp. announces LittleBee Family GW1NS Series GW1NS-2K FPGA SoC Device Engineering Samples and Development Board Available
- Aldec Introduces End-to-end HW/SW Co-verification for Xilinx Zynq SoC FPGAs at Embedded World 2017
- Xilinx 7 Series FPGAs Highlight Industry 100G Technology Leadership in Optical and Wired OTN Solutions at OFC 2012
- Mentor Graphics Announces Logic and Physical Synthesis Support for Xilinx 7 Series FPGAs
Breaking News
- Xilinx Announces the World's Largest FPGA Featuring 9 Million System Logic Cells
- Top-15 Semiconductor Suppliers' Sales Fall by 18% in 1H19
- Will More-than-Moore Take Off in China?
- UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster
- Arasan Chip Systems expands its storage IP Portfolio with ONFI 4.1 PHY and I/O PAD IP seamlessly integrated with its NAND Flash Controller IP for UMC 28nm SoC Designs
Most Popular
- Arm, WDC and Qualcomm Announce OpenChain Conformance Activities
- UPMEM Puts CPUs Inside Memory to Allow Applications to Run 20 Times Faster
- Toppan Photomasks and GLOBALFOUNDRIES Enter into Multi-Year Supply Agreement
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- eSilicon to debut AI Accelerator software and a new chiplet model at Hot Chips 2019
|
E-mail This Article | 
|
|
Printer-Friendly Page |