Andes Partners with eMemory to Provide Hardware Security Solution for the Internet of Things Market
AndesCore™ Security Architecture Combined with eMemory's One-Time Programmable Silicon IP Hardens IoT Device From Hacking Attacks
HSINCHU, Taiwan - May 12, 2015 - Andes Technology Corporation, the leading Asia-based suppliers of small, low-power, high performance 32-bit embedded CPU cores, today announced a partnership with eMemory (Stock Code: 3529) a global leader in logic non-volatile memory (Logic NVM) and silicon intellectual property (Silicon IP), to provide a hardware security solution for designers building Internet of Things system on chip (SoC) devices. The AndesCore™ S801 energy-efficient processor core with secure MPU (Memory Protection Unit) provides hardware mechanisms for code and data protection and a comprehensive protocol to manage privilege levels. The eMemory one-time programmable (OTP) NeoFuse silicon IP provides secure storage for encryption keys and other mission critical data. Together CPU and OTP silicon IP make SoC in Internet of Things highly resistant to hacking.
"We are pleased to join with Andes in providing a hacker-resistant solution to SoC designers building silicon for IoT applications," eMemory President, Dr. Rick Shen stated. "Unlike conventional ICs with metal-fuse or poly-fuse based architectures, eMemory's Logic NVM IP uses anti-fuse structures that prevent reverse-engineering to effectively protect data from detection and interpolation. The advanced security level of eMemory's NeoFuse silicon IP has achieved Conditional Access (CA) certification. Of added importance to the IoT market, eMemory's OTP silicon IP offers 125oC/10 years industry-grade high-temperature data retention ability, which is ideal for products with stringent operational conditions and performance demands."
"This partnership will provide SoC designers a solution not available from other CPU core suppliers," declared Andes' CTO and SVP of R&D, Dr. Charlie Hong-Men Su. "We are thrilled that eMemory has joined with us to make this offering to our joint customers. The Andes S8 product series with its compact 3-stage pipeline comes with AndeStar V3m architecture containing a Security Extension Micro Profile, offering hardware protection for program codes and data to prevent side-channel attacks. This combined CPU and OTP silicon IP solution is ideal for SoC designs targeting NFC, smart cards, bank cards, health cards, e-passports, smart meters, sensor hubs, smart locks, smart home, and wearables."
About the AndesCore S8 processor
The Andes Technology S8 processor is a new CPU core architecture based on the compute engine in the N8 core, but with added functionality to address security from hacking. The secure memory protection unit (MPU) at the center of the S8 strictly protects the execution and access of program and data at multiple security levels. The S8 also provides functions not found on competing 32-bit CPU core offerings, including data and address scrambling and differential power analysis protection. The first defends against hacks that target the interface between CPU and memory. The second guards against hacking the program by observing the power use signature of the CPU. For a YouTube presentation from CTO and SVP of R&D, Dr. Charlie Hong-Men Su with more information on the S8, please click here https://youtu.be/VisijK44jv8.
Availability
The solution is available immediately.
About eMemory:
eMemory (Stock Code: 3529) is a global leader in logic process embedded non-volatile memory (eNVM) silicon IP. Since established in 2000, eMemory has been devoted to research and development of innovative technologies, offering the industry's most comprehensive platforms of patented eNVM IP solutions include NeoBit (OTP Silicon IP), NeoFuse (Anti-Fuse OTP Silicon IP), NeoMTP (1,000+ Times Programmable Silicon IP), NeoFlash (10,000+ Times Programmable Silicon IP), and NeoEE (100,000+ Times Programmable Silicon IP) to semiconductor foundries, integrated devices manufacturers (IDMs) and fabless design houses worldwide. eMemory's eNVM silicon IPs support a wide range of applications including trimming, function selection, code storage, parameter setting, encryption, and identification setting. The company has the world's largest NVM engineering team and prides itself on providing partners a full-service solution that sees the integration of eMemory eNVM IP from initial design stages through fabrication. For more information about eMemory, please visit www.ememory.com.tw.
|
Andes Technology Corp. Hot IP
Related News
- eMemory Partners with Intel Foundry Services to Boost Security in Leading-Edge Chips
- Tiempo Secure in collaboration with CEA makes the Internet of Things more resilient with French Government support
- Secure-IC establishes new references to secure the Internet of Things
- Dialog Semiconductor to Acquire Adesto Technologies, Broadening Presence in the Industrial Internet of Things Market (IIoT)
- Intrinsic ID Raises 2.5 Million Euros for Internet of Things Security
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |