New Release of the SDAccel Development Environment Accelerates Data Center Applications with Expanded Ecosystem of Platforms, Libraries, and Design Services
Complete development environment for OpenCL, C, and C++ delivers 25X better performance/watt to the data center
SAN JOSE, Calif., May 26, 2015 -- Xilinx, Inc. (NASDAQ: XLNX) today announced the 2015.1 release of the SDAccel™ development environment for OpenCL™ framework, C, and C++. The SDAccel development environment is a member of the SDx™ family of development environments for systems and software engineers, enabling up to 25X better performance/watt for data center application acceleration leveraging FPGAs. This new release enhances the SDAccel integrated development environment (IDE), extends OpenCL standard compliance, and features an expanded ecosystem of SDAccel development environment-certified Alliance Members providing platforms, libraries, and design services.
Logo - http://photos.prnewswire.com/prnh/20020822/XLNXLOGO
SDAccel Development Environment Enhancements
The SDAccel development environment 2015.1 release provides new ease-of-use enhancements to the Eclipse-based SDAccel IDE including new debug and profiling features to accelerate the development and deployment of OpenCL, C, and C++ kernels. In addition, the release expands on SDAccel development environment Khronos standard compliance with support for a new OpenCL Installable Client Driver (ICD). With the ICD extension, multiple implementations of OpenCL can co-exist on the same system, enabling applications developers to select real-time between CPUs, GPUs and FPGAs for run time acceleration and power savings.
"Bitfusion maximizes performance of existing data center applications through a combination of hardware accelerators, unique software abstractions and libraries. While we enable 'plug and play' acceleration, we also depend heavily on the underlying vendor hardware and tools to deliver high levels of performance," said Subbu Rama, CEO of Bitfusion.io, Inc. "As users of the Xilinx® Kintex® UltraScale™ FPGAs and the SDAccel development environment, we have been happy with the evolution of the environment and the great support provided by Xilinx to demonstrate OpenCL FPGA acceleration for applications in bioinformatics, scientific computing, search, computer vision, and media encoding."
Expanded Ecosystem for Platforms, Libraries, and Design Services Providers
Building on the SDAccel development environment-certified ecosystem announced in November 2014, Xilinx has welcomed new Alliance members offering development boards, market-specific libraries, and design services. New development boards include the Xilinx® Kintex® UltraScale™ KCU105 Evaluation Kit, the Micron Pico Computing SB-850 board with support for Hybrid Memory Cube (HMC), the Alpha Data ADM-PCIE-KU3 board and the 4DSP CES820 commercial-off-the-shelf (COTS) compact embedded system.
New and updated Xilinx optimized libraries include OpenCV, BLAS, and machine learning deep neural network (DNN) libraries from Auviz Systems. Additionally, machine learning libraries are also available from new Alliance member, ArrayFire.
"ArrayFire is known for its 'blazing fast' software library for GPU computing. Just a few lines of code from the ArrayFire libraries replaces dozens of lines of raw code, saving valuable time and lowering development costs." said John Melonakos, CEO of ArrayFire. "We have partnered with Xilinx to leverage our domain expertise with the SDAccel development environment to now offer a machine learning library and design services for data center FPGA-based OpenCL application acceleration."
In addition to accelerating end application development of algorithms, libraries and FPGA-based kernels, Xilinx formed a global ecosystem of design services Alliance Members providing design teams around the world with the ability to leverage FPGA-based acceleration of their OpenCL, C and C++ applications. New design services members include ArrayFire, Cluster Technology Limited, Impulse Accelerated Technologies, Instigate Design, Irish Centre for High-End Computing (ICHEC), and MulticoreWare, Inc.
Availability
To learn more about the SDAccel development environment, visit www.xilinx.com/sdaccel where you will find new QuickTake video tutorials, documentation and links to the SDAccel development environment-certified Alliance members. To access the capabilities of the SDAccel development environment, please contact your local sales representative.
About SDx
SDx™ is a family of development environments for systems and software engineers. SDx enables developers with little or no FPGA expertise to use high level programming languages to leverage the power of programmable hardware with industry standard processors on or off chip. To learn more visit www.xilinx.com/sdx.
About Xilinx
Xilinx is the world's leading provider of All Programmable FPGAs, SoCs and 3D ICs. These industry-leading devices are coupled with a next-generation design environment and IP to serve a broad range of customer needs, from programmable logic to programmable systems integration. For more information, visit www.xilinx.com.
|
Xilinx, Inc. Hot IP
Related News
- Xilinx Software Defined Development Environment for Data Center Acceleration Now Available on Amazon Web Services
- Xilinx Announces SDAccel Development Environment for OpenCL, C, and C++, Delivering Up to 25X Better Performance/Watt to the Data Center
- Cadence Accelerates Industrial, Automotive, Hyperscale Data Center, and Mobile SoC Verification with Expanded VIP and System VIP Portfolio
- Cadence Palladium Z2 Enterprise Emulation Platform Accelerates Microchip's Data Center Solutions SoC Development
- Xilinx and Mipsology Release Integrated Solution for High-Performance Inference in Data Center
Breaking News
- TSMC September 2024 Revenue Report
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Intel, TSMC to detail 2nm processes at IEDM
- SensiML Expands Platform Support to Include the RISC-V Architecture
- MIPI Alliance Announces OEM, Expanded Ecosystem Support for MIPI A-PHY Automotive SerDes Specification
Most Popular
- Deeptech Keysom completes a €4M fundraising and deploys the first “no-code” tool dedicated to the design of tailor-made processors
- Bluetooth® V6.0 Channel Sounding RF Transceiver IP Core in 22nm & 40nm for ultra-low power distance aware Bluetooth connected devices
- Secure-IC unveils its Securyzr™ neo Core Platform at Embedded World North America 2024
- LDRA Announces Extended Support for RISC-V High Assurance Software Quality Tool Suite to Accelerate On-Target Testing of Critical Embedded Applications
- Electronic System Design Industry Posts $4.7 Billion in Revenue in Q2 2024, ESD Alliance Reports
E-mail This Article | Printer-Friendly Page |