Jumpstart your Hardware Validation with QuickPlay at DAC 2015
SAN FRANCISCO, Calif., May 28, 2015 -- PLDA will privately showcase QuickPlay, a Virtualized Hardware Validation Platform at DAC 2015. QuickPlay accelerates hardware development by enabling fast and early-on hardware validation of HDL Blocks with large real world, real time datasets with a cost effective instant-on platform. Its ease of implementation also enables the creation of automatic regression tests to streamline the validation process even further.
QuickPlay is already in used by several Early Access Customers, and PLDA is leveraging the DAC event to expand its Early Access Program to a wider audience. Following a staged rollout strategy, the QuickPlay team is offering 30mn private tours of its platform and interested customers can register on the QuickPlay web page to reserve their slot to see QuickPlay in action and discuss their Hardware Validation needs and challenges with the QuickPlay team.
For more information about QuickPlay, please visit https://www.plda.com/quickplay-4-hw-validation and set up an appointment with the QuickPlay team.
About PLDA
PLDA is a 18+ year old private company recognized for its leadership and expertise in FPGA/ASIC IPs, FPGA-based Boards/SOM and Design Tools. With over 5,800 licenses, PLDA has establish a vast customer base and the world’s broadest PCIe ecosystem. Its expertise and award winning support has made PLDA a unique supplier of IPs, FPGA-based boards, API’s and Tools supplying its products to the biggest names in all market segments, from the largest Semiconductor Companies to Military and Financial institutions. PLDA is a global company with offices in North America (San Jose, California) and Europe (France, Italy, Bulgaria).
|
Related News
- QuickPlay Extends its Leadership in Software Defined FPGA Development Flow with the Release of Version 2.0
- Altera and China Mobile Demonstrate Virtualized C-RAN Platform for 5G at Mobile World Congress 2015
- Arasan Chip Systems Announces the Industry Fastest SD3.0 Compliant Hardware Validation Platform
- Arasan Chip Systems Announces 3rd Generation Hardware Validation Platform Family for Mobile Interface Standards
- Avery Announces 800G Ethernet VIP virtual network co-simulation platform, enabling SoC pre-silicon validation in real networked application environments
Breaking News
- Worldwide Silicon Wafer Shipments and Revenue Set New Records in 2022, SEMI Reports
- AI-designed Chips Reach Scale with First 100 Commercial Tape-outs Using Synopsys Technology
- Arm Q3 FY22 financial results
- ZeroPoint Technologies raises EUR 3.2 million in seed funding to reduce energy consumption of data centers by more than 25%
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite
Most Popular
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |