NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
SMIC Adds Reliability Checks to IP Certification Program Based on Mentor Graphics Calibre PERC Platform
WILSONVILLE, Ore., June 1, 2015 - Mentor Graphics Corp. (NASDAQ: MENT) today announced that Semiconductor Manufacturing International Corporation (SMIC) will include new circuit reliability checks using the Calibre® PERC™ product in its IP certification program. Reliability verification helps ensure that ICs manufactured by SMIC are free of subtle design flaws that can affect reliability in the field. Calibre PERC joins Calibre nmDRC™, Calibre nmLVS™, and Calibre LFD™, which are mandatory sign-off elements, as a strongly recommended reliability checking element in SMIC’s third party IP certification process. For SMIC ecosystem partners who do not own the Calibre PERC product, Mentor provides a service allowing partners to submit their designs for checking against the SMIC reliability rules.
“ICs designed today have higher reliability requirements than ever before, regardless of the process node they use,”said Dr. Tianshen Tang, senior vice president of SMIC's Design Service Center. “By adding Calibre PERC reliability checks for I/O and power ESD protection, cross power domain charged device models (CDM) and latch-up to our IP certification process, we help ensure that SMIC customers can achieve their target system level reliability requirements. Once the trial-run period successfully ends, SMIC will make Calibre PERC reliability checks a mandatory sign-off element.”
The SMIC reliability checks include ESD circuit and device layout checks, ESD path interconnect reliability checks, checks for ESD protection on analog-digital interfaces, and latch-up checks on guard ring and strap layouts. The Calibre PERC product not only detects violations, but provides designers with a holistic environment for debugging circuit reliability problems. It provides an integrated view of circuit connectivity, topology, physical layout and design rules, which is unavailable in any other tool.
As part of the program, third party IP submitted for certification at SMIC can also be provided to Mentor Graphics, where designated customer application engineers run the SMIC checks using in-house datacenter facilities. Mentor then provides reports indicating pass/fail results, along with pointers to any missing or incorrect protection circuits.
“SMIC and Mentor have worked together to make the SMIC IP certification program even more comprehensive by leveraging the Calibre PERC platform,” said Joseph Sawicki, vice president and general manager of the Design-to-Silicon division at Mentor Graphics. “As SMIC implements this program across their various process nodes, their customers will save engineering time and effort, while increasing confidence that their ICs will be extremely robust and reliable in the field.”
SMIC and Mentor Graphics will present an overview of the SMIC IP certification program at the SMIC booth (#2803) at the upcoming Design Automation Conference being held at Moscone Center in San Francisco. Specific dates and times for the presentation will be posted on the SMIC web site.
About Mentor Graphics
Mentor Graphics Corporation is a world leader in electronic hardware and software design solutions, providing products, consulting services and award-winning support for the world's most successful electronic, semiconductor and systems companies. Established in 1981, the company reported revenues in the last fiscal year in excess of $1.24 billion. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777.
|
Related News
- Mentor Adds Veloce Strato Emulation Platform Software to Mentor Safe ISO 26262 Qualification Program
- Mentor Graphics Adds ARM AMBA 5 AHB Verification IP to Mentor Enterprise Verification Platform
- Mentor Graphics Questa Verification Platform Adds Software-Driven Verification for Multi-Core SoC Designs
- Mentor Graphics Nucleus Innovate Program Adds NXP Semiconductors and Expands Device Support
- Mentor Graphics Nucleus Innovate Program Adds Boards from STMicroelectronics to Accelerate Start-Up Development
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |