TSMC 3nm (N3E) 1.2V/1.8V I3C Libraries, multiple metalstacks
Synopsys and TSMC Collaborate to Develop Integrated IoT Platform for TSMC 40-nm Ultra-Low-Power Process
Power-Efficient Hardware-Software DesignWare IoT Platform Accelerates Development of System-on-Chips for IoT Applications
MOUNTAIN VIEW, Calif. -- June 8, 2015 -- Synopsys, Inc. (Nasdaq:SNPS) today announced a collaboration with TSMC to develop an integrated Internet of Things (IoT) platform on TSMC's 40-nm ultra-low-power (ULP) process technology. The IoT platform incorporates a broad range of DesignWare® IP, including an integrated sensor and control IP subsystem with the ultra-low-power ARC® EM5D processor core, power-and area-optimized logic libraries, memory compilers, NVM, MIPI and USB interfaces as well as an analog-to-digital converter (ADC). The high-performance, low-power IoT platform provides designers with a pre-validated solution that enables them to deliver the energy-efficient, always-on processing required for applications such as sensor fusion and voice recognition.
The ability to capture information from multiple sensors, perform something "smart" with that information and relay these results to the cloud is driving IoT application innovation, particularly in the wearable and machine-to-machine markets. Synopsys provides a comprehensive portfolio of DesignWare IP that meets the specific requirements of IoT system-on-chip (SoC) designs including:
- Pre-validated hardware and software sensor and control IP subsystem that delivers significant area and power savings with lower system-level latency. The subsystem provides orders of magnitude reduction in cycle count because of a bus-less architecture and area-efficient hardware accelerators.
- Power-efficient ARC EM5D processor core featuring a comprehensive set of RISC and DSP instructions and customizable hardware extensions
- Area-optimized interface IP, including silicon-proven USB with battery-charging and power-down features
- Power optimization kits and ultra-high density logic libraries with multi-bit flip-flops minimize power and area, while compatible thick oxide libraries deliver low leakage for always-on functions
- High-density, low voltage memory compilers incorporate the smallest TSMC bit cells with integrated test and repair supporting embedded flash
Synopsys embARC Open Software Platform gives ARC software developers online access to a comprehensive suite of free and open-source software that eases the development of code for the IoT and other embedded applications. embARC includes commonly used components for the IoT, such as MQTT and CoAP internet protocols as well as FreeRTOS and Contiki OS operating systems.
"TSMC's long collaboration with Synopsys has enabled us to provide our mutual customers with access to a broad portfolio of high-quality IP on a broad range of TSMC process technologies for their target applications," said TSMC Senior Director, Design Infrastructure Marketing Division, Suk Lee. "This IoT platform will help designers take advantage of TSMC's 40-nm ULP process and quickly ramp into volume production for the rapidly expanding IoT market."
"Synopsys has optimized a broad portfolio of IP for TSMC's 40-nm ultra-low-power process targeting energy-efficient IoT designs," said John Koeter, vice president of marketing for IP and prototyping at Synopsys. "By collaborating with TSMC on the IoT platform we've enabled designers to meet aggressive power and cost goals, while accelerating their project schedules in this fast-moving market."
Resources
Learn more about DesignWare IP solutions for the IoT: www.synopsys.com/ip-iot
Learn more about the embARC Open Software Platform: www.embarc.org
About DesignWare IP
Synopsys is a leading provider of high-quality, silicon-proven IP solutions for SoC designs. The broad DesignWare IP portfolio includes complete interface IP solutions consisting of controller, PHY and next-generation verification IP, analog IP, embedded memories, logic libraries, processor solutions and subsystems. To accelerate prototyping, software development and integration of IP into SoCs, Synopsys' IP Accelerated initiative offers IP prototyping kits, IP software development kits and customized IP subsystems for rapid integration of IP into SoCs. Synopsys' extensive investment in IP quality, comprehensive technical support and robust IP development methodology enables designers to reduce integration risk and accelerate time-to-market. For more information on DesignWare IP, visit http://www.synopsys.com/designware.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As the world's 15th largest software company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP, and is also a leader in software quality and security testing with its Coverity® solutions. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing applications that require the highest quality and security, Synopsys has the solutions needed to deliver innovative, high-quality, secure products. Learn more at www.synopsys.com.
|
Synopsys, Inc. Hot Verification IP
Related News
- Synopsys and TSMC Collaborate to Develop DesignWare Foundation IP for Low-Power TSMC 40-nm eFlash Processes
- Synopsys and TSMC Collaborate to Develop Portfolio of DesignWare IP for TSMC 5nm FinFET Plus (N5P) Process
- Synopsys and TSMC Collaborate to Develop Portfolio of DesignWare IP for TSMC N7+ FinFET Process
- Synopsys and TSMC Collaborate to Develop Interface, Analog and Foundation IP for 12-nm FinFET Process
- SiliconBlue's New "Los Angeles" 40-nm Ultra-Low-Power 640, 1K and 4K LP and HX Devices Sampling
Breaking News
- JEDEC Publishes LPDDR5 CAMM2 Connector Performance Standard
- Alphawave Semi Selected for AI Innovation Research Grant from UK Government's Advanced Research + Invention Agency
- Weebit Nano continuing to make progress with potential customers and qualifying its technology Moving closer to finalisation of licensing agreements Q1 FY25 Quarterly Activities Report
- PiMCHIP Deploys Ceva Sensor Hub DSP in New Edge AI SoC
- Secure-IC obtains the first worldwide CAVP Certification of Post-Quantum Cryptography algorithms, tested by SERMA Safety & Security
Most Popular
- DENSO and U.S. Startup Quadric Sign Development License Agreement for AI Semiconductor (NPU)
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Arm's power play will backfire
- Alchip Announces Successful 2nm Test Chip Tapeout
- Faraday Unveils HiSpeedKit™-HS Platform for High-speed Interface IP Verification in SoCs
E-mail This Article | Printer-Friendly Page |