Avery Design Systems Unveils DDR4 3DS LRDIMM VIP Solution
TEWKSBURY, Mass.-- June 08, 2015 -- Avery Design Systems Inc., an innovator in functional verification productivity solutions, today announced availability of DDR4 3D Stacking (3DS) support for its DDR4 memory chip and LRDIMM Verification IP (VIP) models and compliance testsuites.
DDR-Xactor VIP supports
- SDRAM memory chip models
- RDIMM/LRDIMM models including RCD and DB
- DFI-PHY model
- Memory controller model including initialization, training, and auto sequencing commands
- I2C models
- RDIMM/LRDIMM compliance testsuite
- Timing and protocol checks
- Functional coverage on MRS, RCD, DB register configurations, DDR and LRDIMM address accesses, FSM states, and errors
- DFI and JEDEC protocol analyzer trackers
Models and compliance testsuites are developed 100% in SystemVerilog and UVM.
Memory models support all speed modes and configurations including parameter files for the major SDRAM and RDIMM/LRDIMM vendors including Samsung and Micron. Memory models support a full SDRAM/DIMM user API with many advanced features not included in many “free” models such as
- Clock jitter
- Random DQS timing
- CRC/parity error injection
- Backdoor access to DDR chip and DIMM memory locations
- Callbacks and analysis ports for memory access and state transitions
RDIMM/LRDIMM-level verification is performed using the Avery provided plug’n’play testbench and compliance testsuite focusing on RCD and DB functional and overall timing requirements.
SoC/memory controller verification is performed using the Avery DDR chip/DIMM memory models to test memory controller functions such as memory refresh and control modes such as DDR4's PDA and modereg readout.
DDR-Xactor supports the JEDEC SDRAM standards including DDR4, DDR3, and the JEDEC mobile memory standards including LPDDR4 and LPDDR3, and DRAM module standards for RCD and DB. DDR-Xactor also supports the DFI-PHY 3.1 standards.
“DDR4 memory systems are significantly more challenging to get right than in previous generations. Avery is in a position to assist memory controller, PHY, and RDIMM/LRDIMM makers with the robust models, timing and protocol checking, and compliance testsuites for comprehensive functional verification and performance tuning,” says Chilai Huang, president of Avery Design Systems.
About Avery Design Systems
Founded in 1999, Avery Design Systems, Inc. enables system and SOC design teams to achieve dramatic functional verification productivity improvements through the use of formal analysis applications for RT-level and gate-level X verification; robust core-through-chip-level Verification IP for PCI Express, USB, AMBA, UFS, MIPI, DDR/LPDDR, HMC, ONFI/Toggle, NVM Express, SCSI Express, SATA Express, eMMC, SD/SDIO, and CAN FD standards. The company is a member of the Mentor Graphics Value Added Partnership (VAP) program and has established numerous Avery Design VIP partner program affiliations with leading IP suppliers. More information about the company may be found at www.avery-design.com.
|
Search Verification IP
Avery Design Systems Hot Verification IP
Related News
- Avery Design Systems Unveils DDR5 VIP Solution Targeting DDR5 Design Ecosystem
- Avery Design Systems Unveils DDR4 and DFI-PHY Verification IP Solution
- Avery Design Systems Verification IP Helps Solid State Storage Controller Startup Validate its Designs and Get to Market Faster
- Avery Design Announces CXL 2.0 VIP
- Avery Design Introduces CXL VIP
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process
E-mail This Article | Printer-Friendly Page |