64-bit MIPS architecture provides low-power, high-throughput processing for Cavium's new OCTEON III processors
New SoCs drive MIPS into new class of applications for enterprise, data center and service provider infrastructure
LONDON, UK – 10th June, 2015 – Imagination Technologies (IMG.L) announces that its 64-bit MIPS architecture is at the heart of Cavium’s new low-power OCTEON® III SoC processors that target next-generation enterprise, data center and service provider infrastructure.
Cavium’s two new mid-range families join the comprehensive line-up of 64-bit MIPS OCTEON® III multi-core processors. The low-power four to 16 core CN72XX and CN73XX SoCs deliver high-performance compute and packet performance, along with powerful networking and virtualization acceleration while meeting the stringent power requirements of compact and resilient networking and security appliances, storage appliances, wireless infrastructure, switches, and integrated routers.
Raghib Hussain, corporate vice president/general manager & CTO at Cavium, says: “Imagination continues to innovate and Cavium has used its architectural license to further enhance our latest processors that are based on the 64-bit MIPS architecture. Cavium’s OCTEON MIPS64-based products, from OCTEON Fusion for small cells to the high-end OCTEON III 48-core CN78XX designs, are gaining traction across a broad range of markets. Now, with these new processors, we’re enabling a new range of efficient solutions that require ultra-high throughput processing within a compact, low-power form factor.”
Tony King-Smith, EVP marketing, Imagination, says: “Cavium’s OCTEON III products are among the most advanced 64-bit multi-core processors for networking, wireless and storage. They are a great example of the power of MIPS, the industry’s most successful and proven 64-bit CPU architecture. As Imagination continues to invest in R&D and ecosystem developments for MIPS, the industry will see its capabilities continue to grow, and see it driving innovative applications in a wide range of markets through licensees like Cavium.”
Cavium played a key role in the requirements and definition of the MIPS virtualization architecture specification, and therefore the hardware virtualization technology in the OCTEON III processors is compatible with the MIPS virtualization architecture. Cavium is among the first MIPS licensees providing silicon that incorporates the MIPS hardware virtualization technology.
About MIPS CPUs
MIPS CPUs comprise a comprehensive portfolio of low-power, high-performance microprocessor IP cores and architectures, ranging from solutions for high-end applications processing down to solutions for extremely small, deeply embedded microcontrollers. MIPS CPUs power billions of products around the globe. The 64-bit MIPS architecture is widely deployed in a large number of products, and is supported by a vibrant and growing ecosystem built over more than 20 years.
About Imagination Technologies
Imagination is a global technology leader whose products touch the lives of billions of people across the globe. The company’s broad range of silicon IP (intellectual property) includes the key processing blocks needed to create the SoCs (Systems on Chips) that power all mobile, consumer and embedded electronics. Its unique software IP, infrastructure technologies and system solutions enable its customers to get to market quickly with complete and highly differentiated SoC platforms. Imagination’s licensees include many of the world’s leading semiconductor manufacturers, network operators and OEMs/ODMs who are creating some of the world’s most iconic products. See: www.imgtec.com.
|
Imagination Technologies Group plc Hot IP
Related News
- Imagination's ClearCall VoIP application now available for Cavium's OCTEON III multi-core processors
- Imagination accelerates Debian development for 64-bit MIPS CPUs
- prpl Foundation Announces 'Quick EMUlator' (QEMU) Support for Imagination's New 64-bit MIPS Processors
- 64-bit MIPS Warrior core will change the game for CPUs from mobile devices to datacenter servers
- Welcome to the Third Era of 32/64-bit Embedded CPUs
Breaking News
- Silex Insight unleashes their new video codec (Colibri), that will shape the future of AV over IP distribution over 1GbE
- IAR Systems announces availability of RISC-V development tools with certification for IEC 61508 and ISO 26262
- proteanTecs Joins the TSMC IP Alliance Program
- BrainChip's Success in 2020 Advances Fields of On-Chip Learning and Ultra-Low Power Edge AI
- Revenue per Wafer Climbs As Demand Surges for 5nm/7nm IC Processes
Most Popular
- Verisilicon High-Performance and High-Quality AI Video Processor Powers Leading Datacenters
- AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC
- Synopsys Delivers Breakthrough Performance with New ZeBu Empower Emulation System for Hardware-Software Power Verification
- Global Semiconductor Sales Increase 13.2% year-to-year in January
- Achronix and Mobiveil Announce Partnership to Deliver High-Speed Controller IP and FPGA Engineering Services
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |