64-bit MIPS architecture provides low-power, high-throughput processing for Cavium's new OCTEON III processors
New SoCs drive MIPS into new class of applications for enterprise, data center and service provider infrastructure
LONDON, UK – 10th June, 2015 – Imagination Technologies (IMG.L) announces that its 64-bit MIPS architecture is at the heart of Cavium’s new low-power OCTEON® III SoC processors that target next-generation enterprise, data center and service provider infrastructure.
Cavium’s two new mid-range families join the comprehensive line-up of 64-bit MIPS OCTEON® III multi-core processors. The low-power four to 16 core CN72XX and CN73XX SoCs deliver high-performance compute and packet performance, along with powerful networking and virtualization acceleration while meeting the stringent power requirements of compact and resilient networking and security appliances, storage appliances, wireless infrastructure, switches, and integrated routers.
Raghib Hussain, corporate vice president/general manager & CTO at Cavium, says: “Imagination continues to innovate and Cavium has used its architectural license to further enhance our latest processors that are based on the 64-bit MIPS architecture. Cavium’s OCTEON MIPS64-based products, from OCTEON Fusion for small cells to the high-end OCTEON III 48-core CN78XX designs, are gaining traction across a broad range of markets. Now, with these new processors, we’re enabling a new range of efficient solutions that require ultra-high throughput processing within a compact, low-power form factor.”
Tony King-Smith, EVP marketing, Imagination, says: “Cavium’s OCTEON III products are among the most advanced 64-bit multi-core processors for networking, wireless and storage. They are a great example of the power of MIPS, the industry’s most successful and proven 64-bit CPU architecture. As Imagination continues to invest in R&D and ecosystem developments for MIPS, the industry will see its capabilities continue to grow, and see it driving innovative applications in a wide range of markets through licensees like Cavium.”
Cavium played a key role in the requirements and definition of the MIPS virtualization architecture specification, and therefore the hardware virtualization technology in the OCTEON III processors is compatible with the MIPS virtualization architecture. Cavium is among the first MIPS licensees providing silicon that incorporates the MIPS hardware virtualization technology.
About MIPS CPUs
MIPS CPUs comprise a comprehensive portfolio of low-power, high-performance microprocessor IP cores and architectures, ranging from solutions for high-end applications processing down to solutions for extremely small, deeply embedded microcontrollers. MIPS CPUs power billions of products around the globe. The 64-bit MIPS architecture is widely deployed in a large number of products, and is supported by a vibrant and growing ecosystem built over more than 20 years.
About Imagination Technologies
Imagination is a global technology leader whose products touch the lives of billions of people across the globe. The company’s broad range of silicon IP (intellectual property) includes the key processing blocks needed to create the SoCs (Systems on Chips) that power all mobile, consumer and embedded electronics. Its unique software IP, infrastructure technologies and system solutions enable its customers to get to market quickly with complete and highly differentiated SoC platforms. Imagination’s licensees include many of the world’s leading semiconductor manufacturers, network operators and OEMs/ODMs who are creating some of the world’s most iconic products. See: www.imgtec.com.
|
Imagination Technologies Group plc Hot IP
Related News
- prpl Foundation Announces 'Quick EMUlator' (QEMU) Support for Imagination's New 64-bit MIPS Processors
- Imagination's ClearCall VoIP application now available for Cavium's OCTEON III multi-core processors
- Coherent Logix Selects Kandou's SerDes IP for its Low-Power, High-Performance C-Programmable Processors
- Industry's First RISC-V SoC FPGA Architecture Brings Real-Time to Linux, Giving Developers the Freedom to Innovate in Low-Power, Secure and Reliable Designs
- Mentor Nucleus RTOS extends system reliability for Arm Cortex v8-A 64-bit processors on multicore SoCs
Breaking News
- September foundry sales: a tale of differing fortunes
- Exclusive Interview: Antti Rauhala Discusses CoreHW's CHW3021 Radio Front-End IC
- SEMIFIVE Extends Partnership with Arm to Advance AI and HPC SoC Platforms
- DisplayPort Rx PHY and Controller IP Cores in multiple Leading Technology Nodes for Next-Generation Video SoCs
- SEMIFIVE Concluded Mass Production Contract for AI Chip with HyperAccel
Most Popular
- Intel, TSMC to detail 2nm processes at IEDM
- Crypto Quantique teams up with Attopsemi to simplify the implementation of PUF technology in MCUs and SoCs
- Efabless Unveils New Custom Chip Platform Designed for Edge ML Products
- Faraday and Kiwimoore Succeed in 2.5D Packaging Project for Mass Production
- SensiML Expands Platform Support to Include the RISC-V Architecture
E-mail This Article | Printer-Friendly Page |