Universal Chiplet Interconnect Express (UCIe 1.0) Controller
GlobalFoundries' FD-SOI Revolution
Junko Yoshida, EETimes
6/23/2015 06:16 PM EDT
GRENOBLE, France — The appearance of Gerd Teepe, director and design engineering at GlobalFoundries, at a CEA-Leti-sponsored FD-SOI workshop here has confirmed, once again, rumors surrounding the company’s upcoming “big announcement” about FD-SOI.
Teepe offered, in broad strokes, GlobalFoundries' FD-SOI time schedule. While it was no formal announcement, his presentation implied the company’s oft-leaked but never confirmed big plans in FD-SOI.
Teepe came to Grenoble, ostensibly, to end the suspense.
E-mail This Article | Printer-Friendly Page |
Related News
- Attopsemi's I-fuse OTP IP Qualified and Available on GLOBALFOUNDRIES 22FDX FD-SOI Platform
- Attopsemi's I-fuse OTP Passed 3 lots of HTS and HTOL Qualification for 1,000hr on GLOBALFOUNDRIES 22FDX FD-SOI Technology
- Attopsemi's I-fuse OTP worked at 0.4V and 1uW read on GLOBALFOUNDRIES 22nm FD-SOI for Fraunhofer Institute for Photonic Microsystems' (IPMS) battery-less 61GHz RFID tags
- Attopsemi's I-fuse OTP Passed 250 degrees Celsius for 1,000hrs Wafer-level Burn-in Studies on GLOBALFOUNDRIES 22FDX FD-SOI Technology
- GLOBALFOUNDRIES Announces Industry's Most Advanced Automotive-Qualified Production FD-SOI Process Technology
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India