Ericsson: Implementation of cost and efficiency program in Sweden
June 26, 2015 -- The global cost and efficiency program, announced at Ericsson's (NASDAQ:ERIC) Capital Markets Day on November 13, 2014, is progressing according to plan. The ambition is to achieve savings of approximately SEK 9 b., with full effect during 2017.
As part of the global program, on March 11, 2015, Ericsson announced that 2,200 positions in Sweden, mainly in R&D and Supply, were subject to notice. As the next step of this activity, individuals on different locations in Sweden have been given notice during June. In total, there will be a reduction of approximately 2,100 positions, with some 1,700 employees leaving the company.
For Q2 2015 restructuring costs of approximately SEK 2.5 b. are expected. These estimated costs include normal ongoing restructuring as well as charges related to the cost and efficiency program, this quarter primarily driven by changes in Sweden. Savings related to this specific activity will start to impact results towards the end of 2015.
Progress updates on the program will be included in Ericsson's earnings reports.
|
Related News
- Industry R&D Spending To Rise 9% After Hitting Record in 2021
- "Onshoring" chip production is a red herring: the UK should double down on its competitive advantage in R&D and IP to create a secure semiconductor supply chain
- Mentor joins Nano 2022 R&D program to foster innovation in semiconductor design and verification
- Why Must IBM Keep the Cost of Advanced Chip R&D?
- What is the cost of fabs and R&D at 22-nm?
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |