MIPI Alliance Releases New MIPI M-PHY v4.0 Specification, Achieving a Peak Transmission Rate of Nearly 12 Gbps
The New Specification Doubles Throughput and Allows Data Transport on Longer Channels to Enable Connectivity on More Types of Devices and Mobile-Influenced Platforms, such as Automotive Systems
PISCATAWAY, NJ, August 12, 2015 - MIPI® Alliance, an international organization that develops interface specifications for mobile and mobile-influenced industries, today announced an updated version of its MIPI M-PHY® specification, a physical layer interface that supports chip-to-chip and multimedia protocols and applications.
“We are pleased to announce that MIPI M-PHY will deliver a peak data rate of 11.6 Gbps on one lane and increase bus and system efficiency,” said Joel Huloux, chairman of the board of MIPI Alliance. “The new specification dramatically bolsters performances and throughput of data transmitted on 2 pins and offers companies new opportunities to enhance the capabilities of protocols that operate on this technology.”
MIPI M-PHY enables designers to implement a variety of essential high-speed applications while meeting the strict low-power and low electromagnetic emissions requirements in the mobile environment. It supports chip-to-chip and multimedia applications based on native MIPI protocols as well as protocols supplied by external partner organizations. It also offers designers the use of optical media to extend options for routing high-speed connections inside a system.
The new release, v4.0, augments MIPI M-PHY’s performance by adding a fourth gear (Gear 4 at 11.6 Gbps), enabling designers to double the potential bandwidth per lane compared to the previous specification. It introduces adaptive receiver equalization to improve support for challenging channels while maintaining the peak transmission rate of 11.6 Gbps/lane or 46.4 Gbps over 4 lanes. It also scales optical media converter (OMC) data rates up to Gear 4, giving designers the capability to build connections that are meters in length to support MIPI M-PHY’s use on more types of devices and the growing market for mobile-influenced platforms, such as automotive systems.
“The new v4.0 specification extends the capabilities of MIPI M-PHY for future innovations while providing backward compatibility to previous releases, protocols and applications already based on the technology,” said Henrik Icking, chair of the MIPI Alliance PHY working group.
“I want to emphasize as well that advancement of M-PHY does not stop with this release,” Icking said. “The working group plans to continue evolving this versatile specification to meet future data transport needs for mobile and mobile-influenced ecosystems.”
Support for M-PHY v4.0 will be included in the next versions of MIPI UniProSM and MIPI CSI-3SM, which will undergo development later in 2015.
The specification’s double bandwidth will enable designers to deliver higher throughput and reduced latency and reduce the number of lanes to lower costs. Reducing the number of lanes would support the use of UniPro on miniaturized printed circuit boards (PCBs) for wearable applications and benefit laptop or phone designs that require installation of interconnections within mechanical hinges. Cameras that use CSI-3, when based on UniPro enabled by M-PHY v4.0, will be able to transmit 4K video with 60 frames per second and 12 bits per pixel on a single differential pair.
MIPI M-PHY v4.0 is available, as well, to support external protocols. Some of the external standards that have previously adopted MIPI M-PHY include Universal Flash Storage (UFS) from the JEDEC® Solid State Technology Association; Mobile PCI Express (M-PCIe®) from the PCI-SIG®; and SuperSpeed USB Inter Chip (SSIC) from the USB 3.0 Promoters Group. MIPI M-PHY has also been adopted by Google, along with the MIPI UniPro transport layer in the MIPI® UniPort-MSM interface, to serve the modular needs of the Project Ara smartphone platform.
MIPI M-PHY is offered by MIPI Alliance along with the organization’s other two physical layer technologies, MIPI C-PHYSM and MIPI D-PHYSM . The new v4.0 release of MIPI M-PHY thus enhances the ecosystem of physical layer technologies that MIPI Alliance develops to support a range of application requirements.
MIPI M-PHY v4.0 is available to MIPI Alliance members and can be downloaded from the member portal on the MIPI Alliance web site. For further additional supporting documents and information about the MIPI PHY Working Group, please visit http://bit.ly/1T3Ah2p.
About MIPI Alliance
MIPI Alliance (MIPI) develops interface specifications for mobile and mobile-influenced industries. Founded in 2003, the organization has more than 265 member companies worldwide, more than 15 active working groups, and has delivered more than 45 specifications within the mobile ecosystem in the last decade. Members of the organization include handset manufacturers, device OEMs, software providers, semiconductor companies, application processor developers, IP providers, test and test equipment companies, as well as camera, tablet and laptop manufacturers. For more information, please visit www.mipi.org.
Search Silicon IP
- MIPI UniPro v2.0 Doubles Peak Data Rate and Delivers Greater Throughput and Reduced Latency for Flash Memory Storage Applications
- MIPI M-PHY Update Doubles Peak Data Rate for Next-Generation Flash Memory Storage Applications
- MIPI Alliance Introduces MIPI C-PHY Specification and Updates its D-PHY and M-PHY Specifications
- MIPI Alliance Releases A-PHY v1.1, Doubling Maximum Data Rate and Adding New Implementation Options to Automotive SerDes Interface
- MIPI D-PHY v3.0 Doubles Data Rate of Physical Layer Interface While Extending Power Efficiency
- GlobalFoundries and STMicroelectronics Finalize Agreement for New 300mm Semiconductor Manufacturing Facility in France
- Microchip Slashes Time to Innovation with Industry's Most Power-Efficient Mid-Range FPGA Industrial Edge Stack, More Core Library IP and Conversion Tools
- Consortium's Move Will Boost RISC-V Ecosystem, Thankfully
- Are Chiplets Enough to Save Moore's Law?
- Andes Technology Showcases Pioneering RISC-V CPU IP Solutions at RISC-V Summit Europe
- Nanusens announces that it can now create ASICs with embedded sensors
- Intel Foundry Services Ushers in a New Era
- Chiplet Pioneer Eliyan Achieves First Silicon in Record Time with Implementation in TSMC 5nm Process, Confirms Most Efficient Chiplet Interconnect Solution in the Multi-Die Era
- MediaTek Partners With NVIDIA to Provide Full-Scale Product Roadmap to the Automotive Industry
- Semidynamics announces largest, fully customisable Vector Unit in the RISC-V market, delivering up to 2048b of computation per cycle for unprecedented data handling
|E-mail This Article||Printer-Friendly Page|