Altera FPGA Acceleration Solutions on Display at IDF15
Altera Demonstrations Include FPGA-based Heterogeneous Computing Solutions and Real-time Object Detection and Recognition Using Neural Network Algorithms
San Jose, Calif., August 12, 2015 – Altera Corporation (Nasdaq: ALTR) today announced it will showcase at the Intel Developers Forum (IDF) how FPGA accelerators are being used to enable networking, security and machine learning workloads in a power and cost efficient way. Altera’s participation at IDF15 includes in-booth demonstrations (booth #359) and technical presentations. IDF15 takes place in San Francisco, Calif., August 18-20, 2015 at the Moscone Center West.
FPGAs provide a platform to significantly increase compute performance and data processing while reducing system costs and power in high-performance computing and data center applications. The technologies Altera is highlighting at IDF15 showcase the use of FPGAs to provide high-bandwidth, low-latency connections to network and storage systems, as well as using FPGAs for compression, data filtering, and algorithmic acceleration.
In-booth Demonstrations Include:
- Heterogeneous Computing System Using QPI: This demonstration connects an Intel® Xeon® processor to a high-performance Arria® 10 FPGA using the QPI protocol. The FPGA is configured as the home agent and shows how FPGAs can be used as a power efficient co-processor for the CPU.
- Real-time Object Detection and Recognition: This demonstration shows the utility of FPGAs to efficiently run complex neural network algorithms for use in deep learning systems.
Altera will also deliver a neural networks presentation to IDF15 attendees that describe the use of FPGAs to accelerate neural network algorithms in machine learning systems. Neural networks are used today to solve complex computation problems by modeling and approximating results based on a large number of data inputs. The flexibility and efficiency of an FPGA make them an ideal solution to run neural network algorithms. This session is being held on August 18 at 6:30 p.m. in the Networking Plaza at IDF15 and will describe to attendees how to develop complex convolutional neural networks in software for implementation in FPGA offload engines using OpenCL.
About Altera
Altera® programmable solutions enable designers of electronic systems to rapidly and cost effectively innovate, differentiate and win in their markets. Altera offers FPGA, SoC, CPLD, and complementary technologies, such as power solutions to provide high-value solutions to customers worldwide. Visit Altera at www.altera.com.
|
Intel FPGA Hot IP
Related News
- Altera FPGAs Accelerate Servers at Texas Advanced Computing Center
- OpenPOWER Summit Showcases Altera FPGA Acceleration Technology
- Intel Launches Altera, Its New Standalone FPGA Company
- Corigine Brings Prototyping And Emulation Acceleration To The Desktop With MimicTurbo GT Card
- Synopsys Enables First-Pass Silicon Success for Achronix's New FPGA for Data and AI Acceleration Applications
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |