Accellera Systems Initiative Announces SCE-MI 2.3
Updates give verification engineers more flexibility in their flows
Elk Grove, Calif., August 20, 2015 - Accellera Systems Initiative (Accellera), the electronics industry organization focused on electronic design automation (EDA) and intellectual property (IP) standards, announced today updates to the Standard Co-Emulation Modeling Interface (SCE-MI).
The newest version of the standard, SCE-MI 2.3, expands the set of SCE-MI compliant DPI function argument data types, giving users less restrictions and more opportunity for design portability; extends the debug interface to provide C-side access to HDL-side registers, making the design on the emulator more accessible and debug easier; and adds a new mechanism that enables a SystemVerilog HVL-side testbench to call DPI functions to HDL-side SystemVerilog and vice versa, removing limitations in emulation usage.
“The goal of the SCE-MI standard is to reduce the effort necessary to get a system into an emulation or prototyping environment for verification,” stated Brian Bailey, Interface Working Group chair. “With the new updates, we are removing restrictions, improving emulation debug capabilities and providing an enhancement to overcome unintended language limitations, giving users more flexibility in their verification flows.”
The Interfaces Working Group is seeking input on SCE-MI 2.3 from the community for consideration in the next revision of the standard. To provide feedback on SCE-MI 2.3, please send email to sce-mi-feedback@lists.accellera.org. To download SCE-MI 2.3 for free, visit the Accellera Downloads page.
About Accellera Systems Initiative
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote and advance system-level design, modeling and verification standards for use by the worldwide electronics industry. The organization accelerates standards development and, as part of its ongoing partnership with the IEEE, its standards are contributed to the IEEE Standards Association for formal standardization and ongoing change control. For more information, please visit www.accellera.org. Find out more about membership.
|
Related News
- Xylon Announces Availability of Its 2.3 MP HDR Automotive Video Camera
- SmartDV Delivers New Design IP for Video, Imaging, Entertainment System Protocols
- Accellera Announces Standardization Initiative to Address Design Automation and Tool Interoperability for Functional Safety
- Inside Secure Debuts Industry's First Software-Only Solution for High-Bandwidth Digital Content Protection (HDCP) 2.3
- LG Electronics Selects Synopsys HDMI 2.1 IP with HDCP 2.3 Content Protection to Deliver Immersive Viewing Experiences
Breaking News
- Rambus Delivers 6400 MT/s DDR5 Registering Clock Driver to Advance Server Memory Performance
- GreenWaves Technologies announces a €20M financing
- Xfuse, LLC Phoenix ISP Now Available as a Download for AMD Kria KV260 Vision AI Starter Kit
- UMC and Cadence Collaborate on 3D-IC Hybrid Bonding Reference Flow
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
Most Popular
- Intel kills its RISC-V Pathfinder development kit programme
- Faraday Announces Multi-site Manufacturing Support in ASIC
- Weebit Nano nears productisation, negotiating initial customer agreements
- EU Parliament Adopts Position on Chips Act
- Siemens advances integrated circuit verification with new, data-driven Questa Verification IQ software
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |