Multi Protocol Endpoint IP Core for Safe and Secure Ethernet Network
Cadence to Demonstrate 10nm FinFET Design Solutions at TSMC 2015 OIP Ecosystem Forum
SAN JOSE, Calif., 01 Sep 2015 -- Cadence Design Systems, Inc. (NASDAQ: CDNS) today announced it will be showcasing how it leverages the TSMC Open Innovation Platform® (OIP) to optimize customer designs and manufacturing efficiency to ensure first-time product success on the 10nm FinFET (10FF) process at TSMC 2015 OIP Ecosystem Forum. The event is being held on September 17, 2015, at the Santa Clara Convention Center.
What:
Cadence is scheduled to deliver the following presentations in the EDA and IP tracks:
- Complexities in developing a high-performance DDR subsystem at 3200Mbps on 16FF+ and 10FF: 10 a.m., by Chung Huang, design engineering director, and Amjad Qureshi, vice president, R&D, DDR team
- Tackling coloring, cell pin access and variation at TSMC 10nm: 11 a.m., by Rahul Deokar, product marketing director
- Custom device array place, route, simulate prior to layout: 1:30 p.m., Rege Colwell, software architect, and Khaled ElGalaind, principal software engineer
- IC packaging-centric approach to design fanout WLCSP designs: 2:30 p.m., by Bill Acito, IC packaging product engineer
- Resolving 10G bandwidth issues for high-performance analog circuits on TSMC 10FF: 4 p.m., Randall Smith, design engineering director, and Chris Moscone, design engineering architect
- TSMC advanced-node EMIR analysis: 4:30 p.m., Hany Elhak, product management director, circuit simulation, and Suketu Desai, software engineering director
- Building silicon IPs and subsystems for automotive infotainment and ADAS applications: 5 p.m., by Charles Qi, system solution architect
Cadence also plans to showcase its IP solutions in booth #411, including:
- Image/vision processing pedestrian detection
- Automotive infotainment
In addition, experts from our design and verification tools groups will be at Cadence’s “Expert Bar” to answer questions and engage in thoughtful dialog.
To register for the conference, visit: https://www.regexpo.com/tsmc/oipecosystem15/index.asp
When:
TSMC’s OIP Forum is on September 17, 2015.
Where:
Santa Clara Convention Center
Booth 411
About Cadence
Cadence enables global electronic design innovation and plays an essential role in the creation of today’s integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at www.cadence.com.
|
Cadence Hot IP
Related News
- Cadence to Demonstrate 16FF+ Design Solutions at TSMC 2014 OIP Ecosystem Forum
- Cadence Recognized with TSMC OIP Ecosystem Forum Customers' Choice Award for 3D-IC Design
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
- OmniPHY to Demonstrate Automotive Design Solutions at TSMC 2017 OIP Ecosystem Forum
Breaking News
- Thalia's AMALIA 24.2 introduces pioneering estimated parasitics feature to reduce PEX iterations by at least 30%
- TSMC plans 1.6nm process for 2026
- Qualitas Semiconductor Partners with TUV Rheinland Korea to Enhance ISO 26262 Functional Safety Management System
- M31 has successfully launched MIPI C/D PHY Combo IP on the advanced TSMC 5nm process
- Ceva multi-protocol wireless IP could simplify IoT MCU and SoC development
Most Popular
- Controversial former Arm China CEO founds RISC-V chip startup
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Kalray Joins Arm Total Design, Extending Collaboration with Arm on Accelerated AI Processing
E-mail This Article | Printer-Friendly Page |