Researchers Demonstrate Single-Ended Die-to-Die Transceiver
Gary Hilson, EETimes
10/13/2015 10:00 AM EDT
TORONTO – Researchers at the University of Toronto’s Integrated Systems Laboratory have have created a 20 Gb/s single-ended die-to-die transceiver to address some of the challenges presented by the technology likely to replace double data rate (DDR) memory.
“It’s clear the end of DDR is in sight, especially for high performance computing,” said Anthony Chan Carusone, a professor of electrical and computer engineering at U of T. The best alternatives on the horizon – memory stacked on top of a processor or stacked memory next to the processor – both present a series of challenges when balancing density, low latency and heat dissipation. If a memory cube is placed next to the processor, the heat dissipation issues are addressed, he said, but there needs to be an interface. “That’s really where the research comes in.”
E-mail This Article | Printer-Friendly Page |
Related News
- Blue Cheetah Demonstrates Industry Leading Silicon-Proven Die-to-Die Interconnect Solution for Chiplets
- Chiplet Pioneer Eliyan Joins UCIe and JEDEC Industry Standardization Organizations, Expands Veteran Leadership Team to Accelerate Adoption of Breakthrough Die-to-Die Interconnect Solution
- GUC GLink™ Chip Leverages proteanTecs' Die-to-Die Interconnect Monitoring
- GUC Announces Industry Highest Bandwidth and Power Efficient Die-to-Die (GLink 2.0) Total Solution
- OpenFive Launches Die-to-Die Interface Solution for Chiplet Ecosystem
Breaking News
- TSMC August 2024 Revenue Report
- Synopsys Powers World's Fastest UCIe-Based Multi-Die Designs with New IP Operating at 40 Gbps
- Rambus Announces Industry-First HBM4 Controller IP to Accelerate Next-Generation AI Workloads
- intoPIX and BCnexxt Join Forces to Revolutionize Live Playout with JPEG XS Technology
- BrainChip Identifies Advantages to Radar and Lidar Systems Leveraging Event-Based AI
Most Popular
- Semidynamics on major recruitment drive for RISC-V software engineers
- Tenstorrent and Movellus Form Strategic Engagement for Next-Generation Chiplet-Based AI and HPC Solutions
- SMIC cuts capex and R&D
- Qualitas Semiconductor Enters into Landmark the World's 1st 2nm MIPI DCPHY Licensing Agreement with Leading U.S. Fabless Company
- Urgent Orders Boost Wafer Foundry Utilization in Q2; Global Top 10 Foundry Revenue Grows 9.6% while VIS Climbs Two Spots, Says TrendForce