Altera Demonstrates Security and System Acceleration Solutions at MILCOM 2015
Altera 20 nm FPGAs and SoCs Meet NSA IAD Secure Implementation Guidelines (SIG)
San Jose, Calif., —October 22, 2015—Altera Corporation (NASDAQ: ALTR) is demonstrating programmable logic-based security and system acceleration solutions for military grid communications, data centers, satellite communications and radar systems at MILCOM 2015 in Tampa, Florida, from October 26 to 28, 2015. Show attendees can see firsthand (Booth #1007) how Altera IP, FPGA, and SoC solutions enable product developers to address security and system acceleration requirements and control power consumption in a variety of military, aerospace and government communications systems.
Demonstrations from Altera and its ecosystem partners include the following technologies:
- A synthetic aperture radar (SAR) back-projection algorithm running on an Altera 20 nm Arria® 10 FPGA, using the Altera OpenCL™ SDK flow and hardened IEEE 754-compliant DSP blocks for radar back-end processing
- Hardware and software security-hardened crypto accelerators
- A Snort neuromorphic processor demonstration running on Nallatech’s 385A Arria 10-based accelerator card for a 100-times performance gain in cyber security applications
- A software-defined radio (SDR) and SatCom development kit based on an Arria 10 SoC, Enpirion® PowerSoCs, and Lime Microsystems’ field-programmable radio frequency MIMO transceiver, with real-time spectrum analyzer and 802.11 demonstrations
- A wideband SDR solution from 70MHz to 6GHz using an Altera Cyclone® V SoC and Analog Devices’ AD9361 HSMC
- Several complete cognitive radio solution demonstrations from front-end tactical handhelds/portables to rack-mount systems, using the RedHawk SDR architecture and hardware acceleration with an OpenCL flow
- An ultra-wideband channelizer with JESD204B interface and signal generator feeding into a multi-GSPS (giga-samples per second) analog-to-digital converter (ADC)
- Multiple COTS subsystems and SOM modules from Altera ecosystem partners
Altera 20 nm FPGAs and SoCs Meet NSA IAD SIG Document Guidelines
Bolstering its support for military and government applications, Altera has completed the NSA’s Information Assurance Directorate (IAD) Secure Implementation Guidelines (SIG) process for 20 nm FPGAs and SoCs. This document provides unified government recommendations on the use of security settings in Altera FPGA and SoC products and how these products can be used most securely to mitigate security threats in system designs. The NSA IAD SIG describes design and data security features unique to Altera 20 nm FPGAs and SoCs and provides guidelines for security policies based on typical scenarios. NSA IAD SIG documents are now available from the NSA for Altera’s 28 nm and 20 nm FPGAs and SoCs. Altera is also working with the NSA IAD on SIG documents for 14 nm FPGAs and SoCs.
About Altera Military Solutions
Altera offers programmable logic solutions that are well-suited for military communications systems design including, Altera Stratix® 10, featuring the HyperFlex™ architecture, and Secure Device Manager (SDM) providing the industry’s most comprehensive FPGA and SoC security capabilities. Arria 10 FPGAs are the industry’s first 20 nm floating-point FPGAs featuring hardened IEEE754-compliant DSP blocks. Altera also offers systems designers the MAX® 10 family, the first single-chip FPGAs to combine non-volatile, instant-on capabilities and dual-configuration support, and Enpirion PowerSoCs for addressing today’s and tomorrow’s system power design challenges. To learn more about these and other FPGA-based system-level solutions for military and government, go to www.altera.com/military.
|
Altera Hot IP
Related News
- Altera Showcases System Design Solutions at RadarCon 2015
- Altera Demonstrates its Comprehensive FPGA, SoC and Power Solutions at APEC 2015 Offering Greater Efficiencies in Electronic Design
- Altera Demonstrates Automotive Embedded System Solutions that Increase Design Productivity at SAE Convergence 2014
- Altera and Its Ecosystem Partners to Demonstrate FPGA Technologies and System Solutions at MILCOM 2014
- Altera Demonstrates Integrated PLC and HMI System on a Single Chip
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |