Dual Port Register File Compiler (1 Read-Only Port, 1 Write-Only Port)
Creonic to Provide Three LDPC Decoder IP Cores for DOCSIS 3.1
Kaiserslautern, Germany, Oct. 28, 2015 - Creonic GmbH, a leading IP core supplier for communications, revealed today the availability of three IP cores for the new DOCSIS 3.1 standard. DOCSIS 3.1 technology consists of the newest and first-rate of digital communication technologies such as LDPC coding with very high modulation orders (up to 4096-QAM) and more than 1 GHz of usable spectrum. It therefore supports speeds of up to 10 Gbps in downstream and 1 Gbps in upstream.
Creonic offers three LDPC decoder IP cores for the downstream of DOCSIS 3.1. The first decoder takes care of the physical link layer channel (PLC). It comprises 16-QAM demapper, derandomizer, deinterleaver and LDPC decoder. The second decoder performs decoding of the next codeword pointer (NCP) and comprises QPSK/16-QAM/64-QAM demapper, derandomizer and LDPC decoder. The third decoder is responsible for the data path and comprises LDPC and BCH decoder including support for shortening. It offers throughputs beyond 2.3 Gbps on state-of-the-art FPGAs and provides an outstanding area efficiency.
The IP cores are available for FPGA and ASIC platforms either as un-encrypted or encrypted source code. They come with HDL simulation models, VHDL testbench and comprehensive documentation. Furthermore, bit-accurate software models for usage in customer's own C/C++/Matlab simulation environments are available.
Learn more about the DOCSIS 3.1 LDPC decoder IP cores...
About Creonic
Creonic is an ISO 9001:2008 certified provider of ready-for-use IP cores for many algorithms of communications such as forward error correction (LDPC and Turbo coding), synchronization, and MIMO. The product portfolio covers standards like DVB-S2X, LTE, DVB-RCS2, DOCSIS 3.1, WiFi, WiGig, and UWB. The products are applicable for ASIC and FPGA technology and comply with the highest requirements with respect to quality and performance. For more information please visit www.creonic.com.
|
Creonic Hot IP
Related News
- CCSDS 231.0-B-3 LDPC Encoder and Decoder IP Core from Creonic Now Available
- Altera DOCSIS 3.1 Remote PHY Design Enables Distributed Cable Networks
- Creonic to Supply New LDPC Decoder and Encoder IP Cores for CCSDS Standard
- Creonic Announces WiGig (802.11ad) LDPC Decoder IP and Closes License Deal with Blu Wireless Technology
- CCS Licenses LDPC IP Cores from Creonic
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |