Upgraded PUF-based Crypto Coprocessor (Compliant with TLS 1.3 / FIPS 186-5)
A Look at Metal eFuses
Kevin Gibb, Product Line Manager, TechInsights
EETimes (11/8/2015 12:00 PM EST)
TechInsights reverse engineers chips to understand how they are made and in some cases why certain structures are the way they are. This article examines two electrically blown fuse structures (eFuse) used in metal gate logic processes. This first eFuse structure that we look at is made by Intel and the second by TSMC.
We first observed the eFuses in Intel’s 32nm high-k metal gate (HKMG) fabbed Westmere/Clarkdale processor (circa 2009). At the time, Intel was using the eFuses as part of a one-time programmable read-only memory (OTP-ROM). We now appreciate that their use can include the holding program code, on-chip configuration data and cryptographic keys.
Prior to metal gates, electrically-blown on-chip fuses were typically made from the polysilicon gate layer. But with the advent of metal gate CMOS processes, polysilicon was no longer available as a fuse element. What to do?
E-mail This Article | Printer-Friendly Page |
Related News
- StarFive and Youyeetoo jointly delivered the official metal case for VisionFive 2
- A closer look at TSMC's 3-nm node and FinFlex technology
- Emerging Memories Look to Displace NOR, SRAM
- Intel's Roadmap: A Closer Look at Process Technologies and Production Plans
- Cadence Accelerates Arm-Based Server Development by Automating Arm Pre-Silicon Bare Metal Compliance Testing
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Intel and Arm Team Up to Power Startups
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- Renesas Introduces Industry's First General-Purpose 32-bit RISC-V MCUs with Internally Developed CPU Core
- SmartSoC Solutions Joins TSMC Design Center Alliance to Boost Semiconductor Innovation in India