Intel will ship first Xeon chips with integrated FPGAs in Q1 2016
Jordan Novet, VentureBeat
November 18, 2015 9:49 AM
Intel will ship its first Xeon chips for servers with integrated field-programmable gate arrays (FPGAs) to increase application performance starting in the first quarter of 2016.
The chipmaker will be sending out the integrated solutions to “the largest cloud providers,” said Intel senior vice president and Data Center Group general manager Diane M. Bryant during an interview with Fortune‘s Stacey Higginbotham at the Structure conference in San Francisco today.
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
Related News
- S2C Announces 300 Million Gate Prototyping System with Intel Stratix 10 GX 10M FPGAs
- Intel Ships Stratix 10 DX FPGAs; VMware Among Early Partners
- Intel Ships First 10nm Agilex FPGAs
- InAccel's Accelerated ML suite boosts Spark ML as much as 7x using Intel's Arria FPGAs
- Adoption of Intel FPGAs for Acceleration of Enterprise Workloads Goes Mainstream
Breaking News
- Wave Goodbye, Hello MIPS as Chapter 11 Resolved
- Global Semiconductor Sales Increase 13.2% year-to-year in January
- AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Verisilicon High-Performance and High-Quality AI Video Processor Powers Leading Datacenters
Most Popular
- AMD, TSMC & Imec Show Their Chiplet Playbooks at ISSCC
- Verisilicon High-Performance and High-Quality AI Video Processor Powers Leading Datacenters
- TSMC Ranks in Top-10 For Capacity in Three Wafer Size Categories
- North American Semiconductor Equipment Industry Posts January 2021 Billings, Topping $3 Billion for First Time
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process