ARM Sizes Up Moore's Law
Memory wall, cost per transistor tackled
Rick Merritt, EETimes
12/7/2015 02:00 PM EST
SAN JOSE, Calif. — It’s getting harder and more costly to make chips smaller and faster, but there is still hope for advancing Moore’s Law, according to a keynote at the annual International Electron Devices Meeting (IEDM) in Washington D.C. this week. In a broad and balanced talk, a senior researcher at ARM detailed the variety of techniques and challenges ahead.
“The semiconductor industry will need to push equivalent Moore’s Law scaling through a broadening set of fronts…in an ‘all-of-the-above’ effort [that] will include more technology complexity, investment in technology-design optimizations, and ultimately technology-system optimizations,” Greg Yeric of ARM Research in Austin wrote in an IEDM paper.
E-mail This Article | Printer-Friendly Page |
Related News
Breaking News
- Omni Design Technologies Joins Intel Foundry Accelerator IP Alliance
- Efabless Announces the Release of the OpenLane 2 Development Platform, Transforming Custom Silicon Design Flows
- TSMC Reports First Quarter EPS of NT$8.70
- Brisbane Silicon publishes DPTx 1.4 IP Core
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
Most Popular
- U.S. Subsidy for TSMC Has AI Chips, Tech Leadership in Sight
- Cadence Unveils Palladium Z3 and Protium X3 Systems to Usher in a New Era of Accelerated Verification, Software Development and Digital Twins
- Zhuhai Chuangfeixin: OTP IP Based on 90nm CMOS Image Sensor Process Technology Successfully Mass Production
- Silvaco Announces Expanded Partnership with Micron Technology
- OPENEDGES Unveils ENLIGHT Pro: A High-Performance NPU IP Quadrupling its Previous Generation's Performance