NVM OTP in UMC (180nm, 153nm, 110nm, 90nm, 80nm, 55nm, 40nm, 28nm, 22nm)
Cortus Launches Low-Power Floating Point Processor for Intelligent Connected Devices
The FPS26 IP core provides single precision floating point performance for applications such as industrial control, machine vision and MIMO wireless systems
Montpellier, France, 10th December 2015 – Cortus, a technology leader in low power, silicon efficient, 32-bit processor IP, announced the release of the FPS26 single precision floating point IP core today, the third in a family of products based on the Cortus v2 instruction set. The core is aimed at embedded systems requiring good floating point computational performance while also delivering small silicon area and low power dissipation.
Cortus licenses a range of low power 32-bit processor cores for intelligent connected devices. With growing numbers of controllers in solar energy and industrial control requiring floating point algorithms, many applications require floating point operations executed in hardware to achieve their performance goals. Complex matrix inversion is a challenging computation in MIMO (multiple-input and multiple-output) wireless systems due to challenges around precision, quantisation and scaling which can be mitigated by using floating point.
“For companies developing intelligent ‘things’ requiring floating point algorithms, our FPS26 core offers outstanding computational performance while efficiently using silicon area”, says Michael Chapman President & CEO of Cortus. “It is an excellent fit with the industrial internet of things and with power control applications”.
Although historically embedded software has been dominated by fixed-point operations, there are cases where values may have large dynamic ranges and floating point computation is required or advantageous. Examples include matrix inversion in MIMO baseband processing, matrix multiplication and fast Fourier transforms (FFTs).
The FPS26 has a Harvard architecture, sixteen 32-bit registers and a 5-stage pipeline. It offers an IEEE 754 single precision hardware floating point unit, a pipelined parallel multiplier and a hardware divider. It supports the AXI4-Lite™ bus as well as Cortus APS peripherals. The small size of FPS26 makes it highly suitable for cost sensitive applications. The CPU starts at around 0.192 mm2 using a 90 nm technology. Using the Linpack benchmark FPS26 delivers 9.7 times better floating point performance than the APS25 integer core.
Up to eight co-processors can be added to an FPS26 core. The Cortus coprocessor interface allows licensees to add custom coprocessors, for example to accelerate computations in cryptography or signal processing, without knowing details of the internals of the core. Co-processor instructions can be inserted into C-code appearing as function calls.
All cores interface to Cortus’ peripherals including Ethernet 10/100 MAC, USB 2.0 Device and USB 2.0 OTG via the efficient APS bus. They also share the simple vectored interrupt structure which ensures rapid, real time interrupt response, with low software overhead.
The APS tool chain and IDE (for C and C++) is available to licensees free of charge, and can be customised and branded for final customer use. Ports of various RTOSs are available such as FreeRTOS™, Micrium uC/OSII®, Micrium uC/OSIII® & TargetOS™.
To date well over 800 million devices have been manufactured containing Cortus processor cores.
About Cortus S.A.S.:
Cortus S.A.S. is a technology enabler for rapidly growing applications including Internet of Things (IoT), wearable electronic devices, smart sensors and security. It has specialised in 32-bit processor cores which can significantly reduce manufacturing costs while achieving good computational performance and meeting tight power constraints. Integrated circuits containing Cortus cores have been manufactured in high volumes for a wide range of applications including automotive, CMOS imaging, M2M controllers, secure execution, sensors, SIM cards, PayTV cards, smart metering and wireless. Cortus’ headquarters are in Montpellier, France.
|
Cortus Hot IP
High performance, flexible, extendible 32 bit microcontroller core featuring exc ...
Very High Performance Embedded Microcontroller with Dual Issue Pipeline
Floating Point Processor for Embedded Systems
Compact Implementation of the RISC-V RV32IMC ISA
Energy efficient, small footprint, excellent code density, 32 bit microcontrolle ...
Related News
- Cortus Launches Optimized Low-Power Processor for Multi-Core Implementations in Connected Devices
- Marvell Launches ARMADA – New Application Processors for Next Generation Mobile Computing and Intelligent Connected Devices
- Cortus Announces the General Availability of a RISC-V Processor Family - from Low End Embedded Controller to 64 bit Processor with Floating Point.
- Brite Semiconductor Brings Audio/Voice DSP Reference Design Platform to Low-Power "Smart and Connected" Devices
- CEVA Announces Silicon-based Platform to Streamline Development of Low-Power 'Smart and Connected' Devices
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |