Google, HP, Oracle Join RISC-V
Open source processor core gains traction
Rick Merritt
EETimes (12/28/2015 08:00 AM EST)
SAN JOSE, Calif. – RISC-V is on the march as an open source alternative to ARM and Mips. Fifteen sponsors, including a handful of high tech giants, are queuing up to be the first members of its new trade group which will host next week its third workshop for the processor core.
RISC V is the latest evolution of the original RISC core developed more than 25 years ago by Berkeley’s David Patterson and Stanford’s John Hennessey. In August 2014, Patterson and colleagues launched an open source effort around the core as an enabler for a new class of processors and SoCs with small teams and volumes that can’t afford licensed cores or get the attention of their vendors.
E-mail This Article | Printer-Friendly Page |
|
Related News
- IAR, Nuclei, and MachineWare Join Forces To Speed Up Innovation in RISC-V ASIL Compliant Automotive Solution
- Qualcomm to Bring RISC-V Based Wearable Platform to Wear OS by Google
- Leading Semiconductor Industry Players Join Forces to Accelerate RISC-V
- Andes Technology and Deeplite, INC. Join Forces To Deploy Highly Compact Deep Learning Models Into Daily Life
- Antmicro and SiFive join forces to propose complete RISC-V offering
Breaking News
- Numem at the Design & Reuse IP SoC Silicon Valley 2024
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- TSMC Celebrates 30th North America Technology Symposium with Innovations Powering AI with Silicon Leadership
- Keysight, Synopsys, and Ansys Deliver Radio Frequency Design Migration Flow to TSMC's N6RF+ Process Node
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
Most Popular
- GUC provides 3DIC ASIC total service package to AI/HPC/Networking customers
- Qualitas Semiconductor Appoints HSRP as its Distributor for the China Markets
- Siemens collaborates with TSMC on design tool certifications for the foundry's newest processes and other enablement milestones
- Credo at TSMC 2024 North America Technology Symposium
- Huawei Mate 60 Pro processor made on SMIC 7nm N+2 process