2016: Expect Unexpected Innovation in IP Development
Chris Rowen, CTO, Cadence's IP Group
EETimes (12/30/2015 10:48 AM EST)
We know what to expect from the global electronics innovation cycles—more of everything: density, chips, standards, IP blocks, on and on. But is that it? In 2016, we should expect the unexpected.
Commercial IP has become a universally accepted mainstay of modern SoC design. It is hard to imagine how most of today’s leading electronic platforms could happen without the high-quality processors, DSPs, bus fabrics, DDR controllers, memory macros, standard cells, I/O controllers, high-speed PHYs and key analog interfaces supplied by a wide ecosystem of IP builders. Does that mean that 2016 is just more of the same, everyone creep at little more up and to the right? Yes and no.
We know what to expect from the global electronics innovation cycles—more density, more chips, more industry standards, more IP blocks, better tools and continued intense pressure of price, power, performance and differentiation. But is that it? Is that what innovation is all about? I think not. In 2016, we should expect the unexpected.
Let’s look at four related areas:
![]() |
E-mail This Article | ![]() |
![]() |
Printer-Friendly Page |
|
Cadence Hot IP
Related News
- M31 Promotes Advanced SoC Development and Innovation at Intel Foundry's Direct Connect Event
- QuickLogic Drives eFPGA Innovation with New Aurora™ Development Tool Suite
- Synopsys and TSMC Drive Chip Innovation with Development of Broadest IP Portfolio on TSMC N4P Process
- Xilinx and ZF to Jointly Enable AI Innovation and Autonomous Driving Development
- Cadence Enables Customer Innovation with ARM-Optimized Solutions from Chips to Boards to Systems at ARM TechCon 2016
Breaking News
- Arteris Joins Intel Foundry Accelerator Ecosystem Alliance Program to Support Advanced Semiconductor Designs
- SkyeChip Joins Intel Foundry Accelerator IP Alliance
- Siemens and Intel Foundry advance their collaboration to enable cutting-edge integrated circuits and advanced packaging solutions for 2D and 3D IC
- Cadence Expands Design IP Portfolio Optimized for Intel 18A and Intel 18A-P Technologies, Advancing AI, HPC and Mobility Applications
- Synopsys and Intel Foundry Propel Angstrom-Scale Chip Designs on Intel 18A and Intel 18A-P Technologies
Most Popular
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Siemens collaborates with TSMC to drive further innovation in semiconductor design and integration
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
- TSMC Unveils Next-Generation A14 Process at North America Technology Symposium
- BOS Semiconductors to Partner with Intel to Accelerate Automotive AI Innovation