Moortec Announces New PVT Controller - Complete PVT Sub-System Solution
January 7, 2016 -- Moortec Semiconductor Limited, provider of embedded die monitoring IP solutions for advanced nodes, announces its new PVT Controller. The PVT Controller provides a single standard interface to Moortec’s embedded Process, Voltage and Temperature (PVT) sensing Sub-System used to increase System on Chip performance and reliability.
On-chip PVT monitoring is now a key consideration for 28-nanometer (nm) and FinFET technology based designs. Higher accuracy monitors embedded within SoC designs enable a greater opportunity for dynamic performance optimisation, either for lower power or higher data throughput as well as offering greater device reliability. Sensing die temperature, detecting logic speed and monitoring voltage supply levels can be used intelligently to vary system clock frequencies and the voltage levels of supply domains. A benefit of embedded thermal monitoring in particular is to enhance device reliability and life-time by assessing the electromigration effects of hot spots within the chip.
A key aspect is that PVT data collection can be applied to each and every device, either during production or 'in-the-field'. Moortec believe that strategies adopted by IC designers over the coming years will be heavily influenced by the analysis of data harvested from in-chip monitors.
"The greater process variability that is apparent at these challenging small geometry CMOS technologies is forcing the IC design community to look at conditions on-chip, not just generally but also per device and within regions of a device," said Stephen Crosher, Managing Director of Moortec Semiconductor. “The industry faces the challenge posed by demand for increasingly integrated, increasingly functional, giga-scale ICs for applications such as personal mobile technology and multi-core server configurations, whilst trying to improve battery life and maintaining optimal performance. At low-geometry nodes, interconnect resistances are dramatically increasing, core supply headroom is reducing and the power consumption per unit area of silicon is increasing. Our flexible and easy-to-integrate PVT Controller Sub-System is well placed to enable Dynamic Voltage and Frequency Scaling (DVFS) optimisation schemes to be used within the designs."
By incorporating the PVT Controller, the design of the customer’s host system is greatly simplified providing many features for the access and control of on-chip PVT monitors. Moortec are currently developing their roadmap of innovative next generation in-chip monitoring products.
About Moortec Semiconductor
Moortec Semiconductor, established in 2005, provide high quality analog and mixed-signal Intellectual Property (IP) solutions world-wide specialising in die monitoring solutions. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products and innovations. For more information please visit www.moortec.com.
|
Related News
- Cambricon employs Moortec's embedded PVT Monitoring Subsystem IP to their Artificial Intelligence (AI) and Machine Learning Chips
- OPENEDGES Completes the Tapeout of the 7nm HBM3 Memory Subsystem (PHY & Memory Controller) Test chip
- Truechip Announces Early Adopter Version of Sub-System Verification IP
- New Cadence High-Speed Ethernet Controller IP Family Enables Silicon-Proven Ethernet Subsystem Solutions up to 800Gbps
- Eurosmart publishes PP-0117 Secure Sub-System SoC Protection Profile: Tiempo Secure IP products are ready
Breaking News
- PUFsecurity Unveils Next-Gen Crypto Coprocessor PUFcc7 Featuring High-speed Performance and TLS 1.3 Support
- SEMIFIVE Starts Mass Production of its 14nm AI Inference SoC Platform based Product
- VeriSilicon's complete Bluetooth Low Energy IP solution is fully compliant with LE Audio specification
- TASKING and Andes Announce FuSa Compliant Compiler Support for Andes RISC-V ASIL Compliant Automotive IP
- Efabless Launches an "AI Wake Up Call" Open-Source Silicon Design Challenge
Most Popular
- Qualitas Semiconductor and Ambarella Sign Licensing Agreement
- ZeroPoint Technologies Signs Global Customer to Bring Hardware-Accelerated Compression to Hyperscale Data Centers
- Chiplet Interconnect Pioneer Eliyan Closes $60 Million Series B Funding Round, Co-led by Samsung Catalyst Fund and Tiger Global Management to Address Most Pressing Challenge in Development of Generative AI Chips
- Intel and Arm Team Up to Power Startups
- Alphawave Semi and InnoLight Collaborate to Demonstrate Low Latency Linear Pluggable Optics with PCIe 6.0® Subsystem Solution for High-Performance AI Infrastructure at OFC 2024
E-mail This Article | Printer-Friendly Page |