English
Analog Bits' Half Power SERDES Demonstrated at DesignCon
16nm IP Supporting PCIe Gen4, HMC and SAS
Santa Clara, CA, January 20, 2016 – Come and see Analog Bits’ (www.analogbits.com) new half power SERDES IP in the Keysight Technologies booth [#725] at DesignCon 2016. The use of SERDES has been growing dramatically both in terms of number of chips and number of lanes-per-chip. This growth is calling to attention the impact SERDES IP can have on power, size and even chip layout. Analog Bits has revolutionized SERDES IP by cutting the power in half while also supporting multiple standards such as PCIe Gen 4, HMC and SAS while allowing the most flexibility on die placement. Together with electrical compliance testing solutions from Keysight Technologies, customers can implement new chip designs with lower power and higher confidence.
WHAT: Analog Bits’ 16nm half power SERDES IP products
- Passing JTOL tests using Keysight’s latest J-BERT at 16Gbps with less than 750fs RMS jitter
- Multiprotocol including PCIe Gen 3/4, HMC 2.0, 10G-KR.
- Small die size impact
- Location on any die side
WHEN: DesignCon 2016, Expo - January 20-21, 2016
WHERE: Keysight Technologies booth #725
Santa Clara Convention Center
5001 Great America Parkway
Santa Clara, CA 95054
About Analog Bits:
Founded in 1995, Analog Bits, Inc. (www.analogbits.com), is the leading supplier of mixed-signal IP with a reputation for easy and reliable integration into advanced SOCs. Products include precision clocking macros such as PLLs & DLLs, programmable interconnect solutions such as multi-protocol SERDES and programmable I/O’s as well as specialized memories such as high-speed SRAMs and TCAMs. With billions of IP cores fabricated in customer silicon, from 0.35-micron to 16/14-nm processes, Analog Bits has an outstanding heritage of "first-time-working” with foundries and IDMs.
|
||||||
Related News
- Analog Bits to Demonstrate Half-Power SERDES at TSMC's San Jose Technology Symposium
- Analog Bits to present half-power, multi-protocol SERDES at TSMC Open Innovation Platform Ecosystem Forum
- Analog Bits to demonstrate Low Power SERDES at TSMC's Open Innovation Platform Ecosystem Forum
- Analog Bits to Provide Precision PLL and SERDES IP to DesignShare for SiFive Freedom Platform
- Analog Bits to Demonstrate New High Performance and Ultra-Low Power SERDES IP at TSMC Open Innovation Platform Ecosystem Forum
Breaking News
- Andes 45-Series Expands RISC-V High-end Processors 8-Stage Superscalar Processor Balances High Performance, Power Efficiency, and Real-time Determinism with Rich RISC-V Ecosystem
- SiFive To Present New Technologies At RISC-V Summit 2019
- Andes certifies Imperas models and simulator as reference for new Andes RISC-V Vectors Core with lead customers and partners
- BrainChip and Tata Consultancy Services (TCS) jointly Present a Demonstration Featuring Its Akida Neuromorphic Technology Platform at NeurIPS 2019
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
Most Popular
- Lift off: De-RISC to create first RISC-V, fully European platform for space
- SiFive Learn Inventor Development System Now AWS Qualified
- Andes Presents Ground-Breaking 27-Series Processor at RISC-V Summit 2019
- Cadence and National Instruments Enter into Strategic Alliance Agreement to Enhance Electronic System Innovation
- Veriest marks 1st anniversary of meetup series with special event in Belgrade
|
E-mail This Article | 
|
|
Printer-Friendly Page |